 Donald Sebastian Leung
|
33ace9147a
|
Add DIVU instruction
|
2020-08-26 17:03:49 +08:00 |
|
Donald Sebastian Leung
|
0708f6b962
|
Add DIV instruction
|
2020-08-26 16:58:50 +08:00 |
|
Donald Sebastian Leung
|
b74a0cf699
|
Add MULHU instruction
|
2020-08-26 16:43:21 +08:00 |
|
Donald Sebastian Leung
|
a58842ea94
|
Add MULHSU instruction
|
2020-08-26 16:39:17 +08:00 |
|
Donald Sebastian Leung
|
15580a74c6
|
Add MULH instruction
|
2020-08-26 16:30:54 +08:00 |
|
Donald Sebastian Leung
|
585965ee0a
|
Add MUL instruction
|
2020-08-26 15:57:32 +08:00 |
|
Donald Sebastian Leung
|
dd17606902
|
Add RV32M R-Type Instruction
|
2020-08-26 15:48:55 +08:00 |
|
Donald Sebastian Leung
|
3030839c42
|
Update README.md
|
2020-08-25 13:38:31 +08:00 |
|
Donald Sebastian Leung
|
d1d93a6b6a
|
Update README.md
|
2020-08-25 13:17:16 +08:00 |
|
Donald Sebastian Leung
|
83e65e50c5
|
Fix broken README
|
2020-08-25 12:43:13 +08:00 |
|
Donald Sebastian Leung
|
ca9e9c9ca6
|
Add prototype for instruction/data bus implementation
|
2020-08-25 12:41:30 +08:00 |
|
Donald Sebastian Leung
|
ac7991ae86
|
Merge instruction and data bus abstractions
|
2020-08-25 10:12:02 +08:00 |
|
Donald Sebastian Leung
|
ca135d024f
|
Wire instruction and data buses (WIP) to Minerva core
|
2020-08-24 14:46:52 +08:00 |
|
Donald Sebastian Leung
|
2a4f6dd07e
|
Wire interrupt signals to Minerva for verification
|
2020-08-24 13:28:33 +08:00 |
|
Donald Sebastian Leung
|
ee80bff3db
|
Merge riscv_formal_parameters.py into verify.py
|
2020-08-24 10:20:30 +08:00 |
|
Donald Sebastian Leung
|
607d82f27c
|
Add "Known Issues" section to README
|
2020-08-21 16:58:33 +08:00 |
|
Donald Sebastian Leung
|
dad6022572
|
Replace individual instruction checks with ISA check
|
2020-08-21 15:14:42 +08:00 |
|
Donald Sebastian Leung
|
908ecf9e7e
|
Add uniqueness check
|
2020-08-21 13:25:52 +08:00 |
|
Donald Sebastian Leung
|
a7b6b7a169
|
Add liveness check
|
2020-08-21 12:54:53 +08:00 |
|
Donald Sebastian Leung
|
63fbc10b11
|
Update README.md
|
2020-08-21 11:53:20 +08:00 |
|
dsleung
|
9e530bc729
|
Merge pull request 'Apply more PEP 8 guidelines, remove hacks and reduce code duplication' (#3) from refactoring into master
|
2020-08-21 11:48:13 +08:00 |
|
Donald Sebastian Leung
|
c6b9bb9a04
|
Update README.md
|
2020-08-21 11:46:39 +08:00 |
|
Donald Sebastian Leung
|
d7d4f8b0ad
|
Reduce code duplication in Minerva verification script
|
2020-08-21 11:43:20 +08:00 |
|
Donald Sebastian Leung
|
de3ff25da1
|
Refactor insns directory
|
2020-08-21 10:33:02 +08:00 |
|
Donald Sebastian Leung
|
3e527b3727
|
Refactor instructions to use NamedTuple
|
2020-08-20 17:28:09 +08:00 |
|
Donald Sebastian Leung
|
1a38b37473
|
Remove copy of Minerva
|
2020-08-20 15:32:10 +08:00 |
|
Donald Sebastian Leung
|
b9e4279ffe
|
Replace nMigen copy with shell.nix config file
|
2020-08-20 12:52:06 +08:00 |
|
Donald Sebastian Leung
|
a6b4891a38
|
Add causal checks
|
2020-08-20 12:00:31 +08:00 |
|
Donald Sebastian Leung
|
2a9ddf0868
|
Add register checks
|
2020-08-20 11:10:33 +08:00 |
|
Donald Sebastian Leung
|
2383706012
|
Add PC backward checks
|
2020-08-19 17:22:03 +08:00 |
|
Donald Sebastian Leung
|
2bfd909b49
|
Add PC forward checks
|
2020-08-19 17:00:11 +08:00 |
|
Donald Sebastian Leung
|
f7ddbf8cd8
|
Fix broken markdown in README.md
|
2020-08-19 14:58:00 +08:00 |
|
Donald Sebastian Leung
|
c073411bd2
|
Add tests for all RV32I instructions
|
2020-08-19 14:56:26 +08:00 |
|
Donald Sebastian Leung
|
0e0d4b6e42
|
Add (currently failing) test case for LUI instruction
|
2020-08-18 14:10:47 +08:00 |
|
Donald Sebastian Leung
|
3faa8ed1b8
|
Add build instructions for Minerva
|
2020-08-17 16:46:15 +08:00 |
|
Donald Sebastian Leung
|
7005d22e4e
|
Add instruction check
|
2020-08-17 16:03:20 +08:00 |
|
Donald Sebastian Leung
|
d749b297cf
|
Update README.md
|
2020-08-17 12:05:39 +08:00 |
|
Donald Sebastian Leung
|
73707afe78
|
Modularize codebase
|
2020-08-17 11:50:53 +08:00 |
|
Donald Sebastian Leung
|
1982668829
|
Add Minerva core, to be integrated later
|
2020-08-13 17:38:04 +08:00 |
|
dsleung
|
6459c71ac5
|
Merge pull request 'Restructure insns directory contents' (#2) from restructuring into master
|
2020-08-13 15:20:35 +08:00 |
|
Donald Sebastian Leung
|
f358e0679a
|
Rename module names to follow PEP8
|
2020-08-13 15:14:46 +08:00 |
|
Donald Sebastian Leung
|
4d211bb24a
|
Update README.md
|
2020-08-13 14:28:42 +08:00 |
|
Donald Sebastian Leung
|
40344f7841
|
Add RV32I base ISA
|
2020-08-13 14:23:55 +08:00 |
|
Donald Sebastian Leung
|
28949f36f4
|
Fix typo in InsnSw.py
|
2020-08-13 13:46:16 +08:00 |
|
Donald Sebastian Leung
|
9f6c634f4a
|
Update README.md
|
2020-08-13 12:19:40 +08:00 |
|
Donald Sebastian Leung
|
6868e0d742
|
Prepare RV32I Base ISA
|
2020-08-12 17:26:39 +08:00 |
|
Donald Sebastian Leung
|
75d1133125
|
Remove redundant parameter in InsnAuipc constructor
|
2020-08-12 14:23:09 +08:00 |
|
Donald Sebastian Leung
|
8b92b1cbed
|
Remove redundant parameter in InsnLui constructor
|
2020-08-12 14:22:10 +08:00 |
|
Donald Sebastian Leung
|
23daacc619
|
Remove redundant parameter in InsnRV32IUType constructor
|
2020-08-12 14:20:17 +08:00 |
|
Donald Sebastian Leung
|
7e8ca12e5f
|
Fix JAL instruction
|
2020-08-12 14:17:45 +08:00 |