A port of [riscv-formal](https://github.com/SymbioticEDA/riscv-formal) to nMigen

Go to file

Donald Sebastian Leung 1982668829 Add Minerva core, to be integrated later		2020-08-13 17:38:04 +08:00
cores/minerva	Add Minerva core, to be integrated later	2020-08-13 17:38:04 +08:00
insns	Rename module names to follow PEP8	2020-08-13 15:14:46 +08:00
LICENSE	Fix copyright holder in license	2020-08-03 12:19:14 +08:00
README.md	Add Minerva core, to be integrated later	2020-08-13 17:38:04 +08:00

README.md

riscv-formal-nmigen

A port of riscv-formal to nMigen

Dependencies

nMigen

Breakdown

This section is currently a work in progress.

Directory	Description
`insns`	Supported RISC-V instructions and ISAs
`cores`	Example cores to be integrated with riscv-formal-nmigen (WIP)

Build

This framework is not ready to be used to verify RISC-V compliant cores at the time of writing. Instructions for running the framework against such a core will be added once the framework is ready for use.

Scope

Support for the RV32I base ISA and RV32M extension are planned and well underway. Support for other ISAs in the original riscv-formal such as RV32C and their 64-bit counterparts may also be added in the future as time permits.

License

See LICENSE