|Donald Sebastian Leung 978a620cc6||2 months ago|
|rvfi||2 months ago|
|LICENSE||3 months ago|
|README.md||2 months ago|
|shell.nix||2 months ago|
A port of riscv-formal to nMigen
||nix-shell configuration file|
||RISC-V Formal Verification Framework (nMigen port)|
||Supported RISC-V instructions and ISAs|
||Checks for RISC-V compliant cores|
||Cores currently tested against this port of riscv-formal|
||Verification tasks for the Minerva core|
First make sure you have Nix installed. Then
cd to the root directory of this repo and run:
This should run the tests (cache, multiplier, divider) provided by Minerva itself and give you an environment with all the dependencies required for this project. Then, to run the main verification tasks for Minerva provided in this repo:
$ python -m rvfi.cores.minerva.verify
Note that a pool of
# of cores on your machine processes is created by default which enables the verification tasks to execute in parallel. The number of processes in the pool can be configured by passing in a command-line argument, e.g.
$ python -m rvfi.cores.minerva.verify 8
creates a pool of 8 processes.
The RV32I, RV32M, RV64I and RV64M ISAs are currently implemented but only RV32IM are being tested by integrating with the Minerva core.