M-Labs
/
riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A port of [riscv-formal](https://github.com/SymbioticEDA/riscv-formal) to nMigen
281 Commits 1 Branch 0 Tags 683 KiB
Python 99.4%
Nix 0.6%
Go to file
Donald Sebastian Leung 7005d22e4e Add instruction check 2020-08-17 16:03:20 +08:00
rvfi Add instruction check 2020-08-17 16:03:20 +08:00
LICENSE Fix copyright holder in license 2020-08-03 12:19:14 +08:00
README.md Update README.md 2020-08-17 12:05:39 +08:00

README.md

riscv-formal-nmigen

A port of riscv-formal to nMigen

Dependencies

Breakdown

Directory Description
rvfi RISC-V Formal Verification Framework (nMigen port)
rvfi/insns Supported RISC-V instructions and ISAs
rvfi/cores Example cores to be integrated with riscv-formal-nmigen (WIP)
rvfi/cores/minerva The Minerva core

Build

This framework is not ready to be used to verify RISC-V compliant cores at the time of writing. Instructions for running the framework against such a core will be added once the framework is ready for use.

Scope

Support for the RV32I base ISA and RV32M extension are planned and well underway. Support for other ISAs in the original riscv-formal such as RV32C and their 64-bit counterparts may also be added in the future as time permits.

License

See LICENSE