M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Add MULH instruction

Browse Source
This commit is contained in:
Donald Sebastian Leung 2020-08-26 16:30:54 +08:00
parent 585965ee0a
commit 15580a74c6
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
rvfi/insns/insn_mulh.py Normal file
View File

@ -0,0 +1,14 @@
from .insn_rv32m_r_type import *
class InsnMulh(InsnRV32MRType):
def __init__(self, params):
super().__init__(params, 0b001)
def elaborate(self, platform):
m = super().elaborate(platform)
if self.params.altops:
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, (self.rvfi_rs1_rdata + self.rvfi_rs2_rdata) ^ 0x15d01651f6583fb7, 0))
else:
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, (((Mux(self.rvfi_rs1_rdata[-1], 2 ** self.params.xlen - 1, 0) << self.params.xlen) | self.rvfi_rs1_rdata) * ((Mux(self.rvfi_rs1_rdata[-1], 2 ** self.params.xlen - 1, 0) << self.params.xlen) | self.rvfi_rs2_rdata)) >> self.params.xlen, 0))
return m