forked from M-Labs/artiq
1
0
Fork 0
artiq/soc/targets/artiq_ppro.py

139 lines
4.9 KiB
Python
Raw Normal View History

2014-07-04 23:49:08 +08:00
from migen.fhdl.std import *
from migen.bank.description import *
from migen.bank import wbgen
from mibuild.generic_platform import *
2014-07-04 23:49:08 +08:00
2015-02-28 19:37:12 +08:00
from misoclib.cpu.peripherals import gpio
from misoclib.mem.sdram.core.minicon import MiniconSettings
from targets.ppro import BaseSoC
2014-07-04 23:49:08 +08:00
2015-03-08 18:00:24 +08:00
from artiq.gateware import rtio, ad9858
2014-09-05 17:06:41 +08:00
2014-07-23 00:45:59 +08:00
_tester_io = [
2014-09-05 12:03:22 +08:00
("user_led", 1, Pins("B:7"), IOStandard("LVTTL")),
("pmt", 0, Pins("C:13"), IOStandard("LVTTL")),
("pmt", 1, Pins("C:14"), IOStandard("LVTTL")),
("xtrig", 0, Pins("C:12"), IOStandard("LVTTL")), # used for DDS clock
("ttl", 0, Pins("C:11"), IOStandard("LVTTL")),
("ttl", 1, Pins("C:10"), IOStandard("LVTTL")),
("ttl", 2, Pins("C:9"), IOStandard("LVTTL")),
("ttl", 3, Pins("C:8"), IOStandard("LVTTL")),
("ttl", 4, Pins("C:7"), IOStandard("LVTTL")),
("ttl", 5, Pins("C:6"), IOStandard("LVTTL")),
("ttl", 6, Pins("C:5"), IOStandard("LVTTL")),
("ttl", 7, Pins("C:4"), IOStandard("LVTTL")),
("ttl_l_tx_en", 0, Pins("A:9"), IOStandard("LVTTL")),
("ttl", 8, Pins("C:3"), IOStandard("LVTTL")),
("ttl_h_tx_en", 0, Pins("B:6"), IOStandard("LVTTL")),
2014-09-05 12:03:22 +08:00
("dds", 0,
Subsignal("a", Pins("A:5 B:10 A:6 B:9 A:7 B:8")),
Subsignal("d", Pins("A:12 B:3 A:13 B:2 A:14 B:1 A:15 B:0")),
Subsignal("sel", Pins("A:2 B:14 A:1 B:15 A:0")),
Subsignal("p", Pins("A:8 B:12")),
Subsignal("fud_n", Pins("B:11")),
Subsignal("wr_n", Pins("A:4")),
Subsignal("rd_n", Pins("B:13")),
Subsignal("rst_n", Pins("A:3")),
IOStandard("LVTTL")),
2014-07-23 00:45:59 +08:00
]
2014-09-05 17:06:41 +08:00
class _TestGen(Module):
def __init__(self, pad):
divc = Signal(15)
ce = Signal()
self.sync += Cat(divc, ce).eq(divc + 1)
sr = Signal(8, reset=0b10101000)
self.sync += If(ce, sr.eq(Cat(sr[1:], sr[0])))
self.comb += pad.eq(sr[0])
class _RTIOMiniCRG(Module, AutoCSR):
def __init__(self, platform):
self._r_clock_sel = CSRStorage()
self.clock_domains.cd_rtio = ClockDomain()
# 80MHz -> 125MHz
rtio_internal_clk = Signal()
self.specials += Instance("DCM_CLKGEN",
p_CLKFXDV_DIVIDE=2,
p_CLKFX_DIVIDE=16, p_CLKFX_MD_MAX=1.6, p_CLKFX_MULTIPLY=25,
p_CLKIN_PERIOD=12.5, p_SPREAD_SPECTRUM="NONE",
p_STARTUP_WAIT="FALSE",
i_CLKIN=ClockSignal(), o_CLKFX=rtio_internal_clk,
i_FREEZEDCM=0, i_RST=ResetSignal())
rtio_external_clk = platform.request("xtrig")
platform.add_period_constraint(rtio_external_clk, 8.0)
self.specials += Instance("BUFGMUX",
i_I0=rtio_internal_clk,
i_I1=rtio_external_clk,
i_S=self._r_clock_sel.storage,
o_O=self.cd_rtio.clk)
platform.add_platform_command("""
NET "{rtio_clk}" TNM_NET = "GRPrtio_clk";
NET "sys_clk" TNM_NET = "GRPsys_clk";
TIMESPEC "TSfix_ise1" = FROM "GRPrtio_clk" TO "GRPsys_clk" TIG;
TIMESPEC "TSfix_ise2" = FROM "GRPsys_clk" TO "GRPrtio_clk" TIG;
""", rtio_clk=rtio_internal_clk)
class ARTIQMiniSoC(BaseSoC):
2014-09-05 12:03:22 +08:00
csr_map = {
"rtio": None, # mapped on Wishbone instead
"rtiocrg": 13
2014-09-05 12:03:22 +08:00
}
csr_map.update(BaseSoC.csr_map)
2015-02-28 09:02:21 +08:00
def __init__(self, platform, cpu_type="or1k",
2014-11-28 10:21:43 +08:00
with_test_gen=False, **kwargs):
BaseSoC.__init__(self, platform,
cpu_type=cpu_type,
sdram_controller_settings=MiniconSettings(),
2014-11-28 10:21:43 +08:00
**kwargs)
2014-09-05 12:03:22 +08:00
platform.add_extension(_tester_io)
2014-09-05 17:06:41 +08:00
self.submodules.leds = gpio.GPIOOut(Cat(
platform.request("user_led", 0),
2014-09-05 12:03:22 +08:00
platform.request("user_led", 1)))
2014-09-11 23:11:22 +08:00
fud = Signal()
self.comb += [
platform.request("ttl_l_tx_en").eq(1),
platform.request("ttl_h_tx_en").eq(1)
]
rtio_ins = [platform.request("pmt") for i in range(2)]
rtio_outs = [platform.request("ttl", i) for i in range(5)] + [fud]
self.submodules.rtiocrg = _RTIOMiniCRG(platform)
2014-09-05 17:06:41 +08:00
self.submodules.rtiophy = rtio.phy.SimplePHY(
rtio_ins + rtio_outs,
output_only_pads=set(rtio_outs))
self.submodules.rtio = rtio.RTIO(self.rtiophy,
clk_freq=125000000,
counter_width=32,
ififo_depth=512)
2014-09-05 12:03:22 +08:00
rtio_csrs = self.rtio.get_csrs()
self.submodules.rtiowb = wbgen.Bank(rtio_csrs)
self.add_wb_slave(lambda a: a[26:29] == 2, self.rtiowb.bus)
self.add_csr_region("rtio", 0xa0000000, 32, rtio_csrs)
if with_test_gen:
self.submodules.test_gen = _TestGen(platform.request("ttl", 8))
2014-09-11 23:11:22 +08:00
dds_pads = platform.request("dds")
self.submodules.dds = ad9858.AD9858(dds_pads)
2014-09-05 12:03:22 +08:00
self.add_wb_slave(lambda a: a[26:29] == 3, self.dds.bus)
2014-09-11 23:11:22 +08:00
self.comb += dds_pads.fud_n.eq(~fud)
2014-07-06 04:44:20 +08:00
default_subtarget = ARTIQMiniSoC