Simon Renblad
76fba538b1
artiq_ddb_template: fixed missing separator
2023-12-18 13:23:39 +08:00
Sebastien Bourdeauducq
7a863b4f5e
core: add trigger_analyzer_proxy API
2023-12-13 13:08:54 +08:00
Simon Renblad
b09a39c82e
add aqctl_coreanalyzer_proxy
2023-12-08 18:55:07 +08:00
Simon Renblad
363afb5fc9
artiq_ddb_template: add support for user LEDs
...
Add support for additional user LEDs.
2023-11-08 10:51:39 +08:00
linuswck
93c9d8bcdf
artiq_ddb_template:set default Shuttler drtio_dest
...
- remove default Shuttler "drtio_destination" value in jsonschema
- set the default Shuttler "drtio_destination" value according to
board "target" and "hw_rev"
2023-10-27 21:46:02 +02:00
mwojcik
e480bbe8d8
artiq_ddb_template: move satellite_cpu_target to core
2023-10-27 21:45:12 +02:00
Sebastien Bourdeauducq
0131a8bef2
shuttler: cleanup
2023-10-06 14:55:51 +08:00
mwojcik
e63e2a2897
artiq_ddb_template: better satellite formatting
2023-10-06 13:01:57 +08:00
mwojcik
fcf6c90ba2
ddb_template: support different satellite targets
2023-09-28 10:41:55 +08:00
linuswck
ab0d4c41c3
Shuttler: pdq, efc->shuttler pdq_words->coef_words
2023-09-27 17:29:16 +08:00
occheung
b7b8f0efa2
Generate coredevice entries for Shuttler ( #2216 )
...
* ddb: generate shuttler coredevice entries
* ddb: split-off all DRTIO-over-EEM peripherals
Only EFC uses DRTIO-over-EEM at this moment. It will be relevant to phaser-DRTIO in the future.
* ddb: generalize efc processing into drtio-over-eem peripherals
* ddb: check DRTIO role validity before processing
2023-09-26 09:44:21 +08:00
Leon Riesebos
833fd8760e
artiq_ddb_template: use the clk_div field
...
this field exists in the json schema but was not used.
Signed-off-by: Leon Riesebos <28567817+lriesebos@users.noreply.github.com>
2023-06-29 03:29:18 +00:00
Sebastien Bourdeauducq
77293d53e3
json: use schema defaults when applicable
2023-06-16 16:59:08 +08:00
Sebastien Bourdeauducq
a792bc5456
json: factor handling of deprecated 'base'
2023-06-16 16:32:42 +08:00
Sebastien Bourdeauducq
20d4712815
json: base -> drtio_role
2023-06-16 16:17:31 +08:00
Sebastien Bourdeauducq
5b94ce82e4
artiq_ddb_template: fix almazny
2023-05-09 14:27:15 +08:00
Sebastien Bourdeauducq
45cd438fb8
Almazny v1.2 support
...
Based on PR #2060 by Robert Jördens.
2023-05-09 12:54:48 +08:00
Egor Savkin
1ec0abbfcf
Add Urukul PLL bypass option to the JSON
...
Signed-off-by: Egor Savkin <es@m-labs.hk>
2023-03-01 19:05:16 +08:00
Sebastien Bourdeauducq
20e8f17b3d
artiq_ddb_template: fix mistake in 18524911
2023-01-15 12:27:13 +08:00
Egor Savkin
1852491102
add channel names to RTIO errors
2022-12-02 16:27:03 +08:00
Egor Savkin
c591e7e305
sampler: fix reference voltage of recent hardware
2022-12-02 10:45:40 +08:00
Etienne Wodey
d45f9b6950
ddb_template: propagate fastino log2_width setting
...
Signed-off-by: Etienne Wodey <etienne.wodey@aqt.eu>
2022-11-17 10:54:37 +08:00
Robert Jördens
5cfa8d9a42
add tester support, refactor gateware mode
2022-09-23 11:54:40 +00:00
Robert Jördens
a20087848d
differentiate phaser modes
2022-09-02 11:03:23 +00:00
Spaqin
35f30ddf05
Expose TTLClockGen for Kasli JSONs ( #1886 )
2022-05-06 13:33:42 +08:00
Sebastien Bourdeauducq
6d92e539b1
artiq_ddb_template: add aqctl_moninj_proxy
2022-03-19 22:33:03 +08:00
Spaqin
a85b4d5f5e
I2C API for PCA9547 support ( #1860 )
2022-03-01 15:07:53 +08:00
Leon Riesebos
c4292770f8
Kasli JSON description for SPI over DIO cards ( #1800 )
2022-02-26 07:36:00 +08:00
Spaqin
095fb9e333
add Almazny support ( #1780 )
2022-01-11 09:55:39 +08:00
Peter Drmota
20e079a381
AD9910 driver feature extension and SUServo IIR readability ( #1500 )
...
* coredevice.ad9910: Add set_cfr2 function and extend arguments of set_cfr1 and set_sync
* SUServo: Wrap CPLD and DDS devices in a list
* SUServo: Refactor [nfc]
Co-authored-by: drmota <peter.drmota@physics.ox.ac.uk>
Co-authored-by: David Nadlinger <code@klickverbot.at>
2021-11-15 12:09:16 +08:00
occheung
750b0ce46d
ddb_temp: select appropriate compiler target
2021-11-08 16:59:08 +08:00
Sebastien Bourdeauducq
43d120359d
compiler: switch to upstream llvmlite and RISC-V target
2021-09-10 13:25:12 +08:00
Leon Riesebos
2cf144a60c
ddb_template: edge counter keys correspond with according ttl keys
...
previously ttl_counter_0 and ttl_0 could be on completely different physical ttl output channels
with this change, ttl_0_counter (note the changed key format) is always on the same channel as ttl_0
Signed-off-by: Leon Riesebos <leon.riesebos@duke.edu>
2021-09-06 09:06:04 +08:00
Mikołaj Sowiński
898122f3e5
Added support for HVAMP_8CH ( #1741 )
2021-08-16 13:39:00 +08:00
Star Chen
9dee8bb9c9
Kasli: Added front panel user LED ( #1623 ) ( #1694 )
2021-06-07 16:05:50 +08:00
Sebastien Bourdeauducq
ea1dd2da43
artiq_ddb_template: kasli-soc support
2021-05-30 20:33:44 +08:00
Harry Ho
75efb8985c
ddb_template: mirny_cpld: accept clk_sel as a string
2021-03-29 17:49:43 +08:00
Sebastien Bourdeauducq
c675488a99
reorganize JSON schema files
2021-01-16 10:43:14 +08:00
Astro
c6807f4594
kasli_generic: validate description against schema, use defaults from schema
2021-01-16 10:35:23 +08:00
occheung
a017dafee6
ddb_template: mirny_cpld: add default value
...
Signed-off-by: Oi Chee Cheung <dc@m-labs.hk>
2020-12-15 11:00:59 +08:00
occheung
3f631c417d
artiq_ddb_template: mirny_cpld: add refclk, clk_sel args
...
Signed-off-by: occheung <occheung@connect.ust.hk>
2020-12-14 13:38:20 +08:00
occheung
33d39b261a
artiq_ddb_template: mirny_cpld: rename adf5355 to adf5356
...
Signed-off-by: occheung <occheung@connect.ust.hk>
2020-12-14 13:38:20 +08:00
SingularitySurfer
9b4b550f76
5 is correct.
2020-12-04 14:49:30 +00:00
SingularitySurfer
cba631610c
fixed phaser number of rtio channels
2020-12-04 14:40:59 +00:00
Robert Jördens
d1be1212ab
phaser: coredevice shim, dds [wip]
2020-08-26 15:10:50 +00:00
Robert Jördens
20fcfd95e9
phaser: coredevice shim, readback fix
2020-08-24 15:46:31 +00:00
Robert Jördens
bcefb06e19
phaser: ddb template, split crc
2020-08-24 14:51:50 +00:00
Sebastien Bourdeauducq
f273a9aacc
artiq_ddb_template: remove SFP LEDs on hw 2.0+
2020-07-08 18:15:36 +08:00
Robert Jördens
2c4e5bfee4
fastino: add [WIP]
2020-01-20 13:25:00 +01:00
Etienne Wodey
da531404e8
artiq_ddb_template: add Mirny support
...
Signed-off-by: Etienne Wodey <wodey@iqo.uni-hannover.de>
2020-01-20 13:13:08 +01:00