srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity
1,216 Commits 63 Branches 34 Tags 19 MiB
Commit Graph

1216 Commits

Author SHA1 Message Date
Sebastien Bourdeauducq a41009f92a coredevice/comm_dummy: support clock-switching functions 2014-12-03 18:16:18 +08:00
Sebastien Bourdeauducq 5b8f34bae2 language/core/kernel: support return values 2014-12-03 17:21:26 +08:00
Sebastien Bourdeauducq 85b4d70ced pyon: add file I/O functions 2014-12-03 17:18:43 +08:00
Sebastien Bourdeauducq 6de650a701 doc/manual: minor fixes 2014-12-02 19:23:15 +08:00
Sebastien Bourdeauducq 2a843ea436 language: replace AutoContext 'parameter' string with abstract attributes 
This allows specifying default values for parameters, and other data.
 2014-12-02 17:19:05 +08:00
Sebastien Bourdeauducq 83d3b97b23 coredevice/comm_serial: give up on garbage received after baudrate change 2014-12-02 16:04:41 +08:00
Sebastien Bourdeauducq cad5933709 transforms/inline: do not writeback bool 2014-12-02 15:53:41 +08:00
Sebastien Bourdeauducq 649fedd656 coredevice/core: fix recover_underflow 2014-12-02 15:31:09 +08:00
Sebastien Bourdeauducq fc690ead75 runtime: support clock switching 2014-12-02 14:06:32 +08:00
Sebastien Bourdeauducq 94218f785e comm_serial: cleanup 2014-12-02 11:09:02 +08:00
Yann Sionneau 20adb57140 comm_serial: allow to use dynamic baudrate 2014-12-02 10:42:14 +08:00
Yann Sionneau 3ff3afe696 manual: use theme options which looks like m-labs web site 2014-12-02 10:32:27 +08:00
Yann Sionneau 0c20445413 lda: allow to simulate without needing hidapi 
This also fixes some old style string formating
 2014-12-01 19:39:13 +08:00
Sebastien Bourdeauducq c591f1a74d targets/ARTIQMiniSoC: support dynamic switching of RTIO clock to XTRIG 2014-12-01 18:53:29 +08:00
Sebastien Bourdeauducq 57d633f48e rtio: remove unnecessary attributes 2014-12-01 17:47:24 +08:00
Sebastien Bourdeauducq cd587e4f12 rtio: do housekeeping in gateware 2014-12-01 17:32:36 +08:00
Sebastien Bourdeauducq 99d530e498 targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA 2014-12-01 17:31:35 +08:00
Sebastien Bourdeauducq 3a27f49bff frontend/runelf: use new Comm 2014-12-01 15:24:38 +08:00
Sebastien Bourdeauducq 2146e58d20 frontend: rename files to avoid conflicts 2014-12-01 15:20:35 +08:00
Sebastien Bourdeauducq 50e0bf3280 rtio: optimize flag handling 2014-12-01 14:29:50 +08:00
Sebastien Bourdeauducq 572eecc57b rtio: stricter upper bound on guard time to avoid race condition 2014-12-01 14:27:03 +08:00
Sebastien Bourdeauducq d50dbc0e73 coredevice/runtime_exceptions: update RTIO exception behaviour doc 2014-12-01 13:57:25 +08:00
Sebastien Bourdeauducq 7166ca82d1 targets/ARTIQMiniSoC: map RTIO CSRs directly on Wishbone (reduces programming time by 30%) 2014-11-30 22:31:55 +08:00
Sebastien Bourdeauducq 1f6441948d more TTL channels and larger input FIFOs on Papilio Pro 2014-11-30 15:50:57 +08:00
Sebastien Bourdeauducq e5286c57ab rtio: fix input FIFO depth config 2014-11-30 12:12:35 +08:00
Sebastien Bourdeauducq bf745e53c9 rtio: register FIFO output to improve timing 2014-11-30 10:51:12 +08:00
Sebastien Bourdeauducq dda4002ae1 rtio/phy: fix input synchronization 2014-11-30 10:50:48 +08:00
Sebastien Bourdeauducq c78c5a2b4f rtio: fix guard cycle computation 2014-11-30 01:00:52 +08:00
Sebastien Bourdeauducq 39c4b5416f targets/ARTIQMiniSoC: 125MHz RTIO clocking 2014-11-30 01:00:27 +08:00
Sebastien Bourdeauducq 9aafe89518 rtio: use Record 2014-11-30 00:59:39 +08:00
Sebastien Bourdeauducq 901073acf3 asynchronous RTIO 2014-11-30 00:13:54 +08:00
Sebastien Bourdeauducq 9c41f98d70 lda_controller: fix memory leak 2014-11-29 11:19:03 +08:00
Sebastien Bourdeauducq 26180e7905 manual/drivers_reference: add lda 2014-11-29 11:04:13 +08:00
Sebastien Bourdeauducq 8f18d8d492 devices: use underscore in filenames to permit import 2014-11-29 11:03:52 +08:00
Sebastien Bourdeauducq 8593ac85fd doc/manual/writing_a_driver: use underscore in filenames 2014-11-29 10:57:23 +08:00
Yann Sionneau 81ab801fe4 lda: filter reports when waiting for command response 2014-11-29 10:50:41 +08:00
Yann Sionneau 075e540032 lda: separate simulation class 2014-11-29 10:50:12 +08:00
Yann Sionneau b9e7fdb80e lda: add docstring 2014-11-29 10:49:43 +08:00
Sebastien Bourdeauducq 44ec3eae3d soc/target: use minicon by default 2014-11-28 10:21:43 +08:00
Sebastien Bourdeauducq 41ecf09873 doc/manual/installing: add missing cd 2014-11-27 22:27:18 +08:00
Sebastien Bourdeauducq 6e219469fe py2llvm: support operations between fractions and floats 2014-11-27 18:52:45 +08:00
Sebastien Bourdeauducq f12389cdd4 doc/manual: add controller default TCP port list 2014-11-25 20:24:57 +08:00
Sebastien Bourdeauducq dc27c2e3ad lda: remove excessive verbosity 2014-11-25 19:59:53 +08:00
Sebastien Bourdeauducq 57e25c7af1 lda: minor fixes and refactoring 2014-11-25 19:56:28 +08:00
Yann Sionneau 744e7841c6 devices: initial LDA controller 2014-11-25 19:51:28 +08:00
Sebastien Bourdeauducq a3f981726a units: error checking 2014-11-22 16:56:51 -08:00
Sebastien Bourdeauducq d59d110f78 doc/manual: add ports to index 2014-11-21 18:08:40 -08:00
Sebastien Bourdeauducq ab88c6d0b8 transforms/lower_units: fix bugs and add unit test 2014-11-21 18:08:14 -08:00
Sebastien Bourdeauducq 8d59f843fb doc/manual: add FPGA board info and TTL line assignments 2014-11-21 16:39:22 -08:00
Sebastien Bourdeauducq 35d4f75b65 transforms: PEP8 2014-11-21 15:55:39 -08:00