|
|
a201a9abd9
|
drtio: multilink transceiver interface
|
2017-07-18 13:27:33 +08:00 |
|
|
|
9045b4cc19
|
drtio: initial firmware support for multi-link
|
2017-07-18 00:40:21 +08:00 |
|
|
|
4deb5f6a45
|
gateware: use new MiSoC Wishbone address system
|
2017-07-13 19:16:49 +08:00 |
|
|
|
74cf074538
|
drtio: remove sawg_3g from example targets, add converter SPI bus from FMC-EBZ at all times
|
2017-06-21 17:01:52 +08:00 |
|
|
|
674bf82f3a
|
gateware: add cri_con CSRs to all DMA-capable targets
|
2017-04-06 01:14:09 +08:00 |
|
|
|
28211e0b32
|
gateware: reset RTIO DMA core when kernel CPU is reset
|
2017-03-31 15:35:28 +08:00 |
|
|
|
a7de58b604
|
rtio: Inout → InOut
|
2017-03-14 14:18:55 +08:00 |
|
|
|
f017d1771f
|
gateware: remove unused configs in targets (not needed with new moninj)
|
2017-02-25 12:14:56 +08:00 |
|
|
|
360be0098f
|
drtio: map local RTIO core on lower channels
|
2017-02-24 18:15:27 +08:00 |
|
|
|
b455ea447d
|
gateware: add moninj to drtio targets
|
2017-02-21 21:54:47 +08:00 |
|
|
|
b3697f951a
|
drtio: forward clocks to SMA connectors for debugging
|
2017-02-03 12:00:36 +08:00 |
|
|
|
aafefee7f5
|
targets: make number of ethmac slots consistent
|
2017-02-02 23:02:51 +08:00 |
|
|
|
d8e9949266
|
drtio: initialize AD9516 clock chip
|
2017-01-30 11:06:45 +08:00 |
|
|
|
f6024b6c9a
|
drtio: fix ad9154 extension registration
|
2017-01-30 10:59:22 +08:00 |
|
|
|
43aad0914e
|
python3.5 -> python3
Many things also work with Python 3.6.
|
2017-01-30 09:24:43 +08:00 |
|
|
|
94b0783897
|
drtio: remove support for transceiver SMAs
Passive SFP cables do not require bitstream rebuilds and do not cause weird transceiver failures.
|
2017-01-27 23:33:50 +08:00 |
|
whitequark
|
de17908b38
|
Revert "Globally update UART baudrate to 921600."
This reverts commit b29e2d5bfe.
This broke flterm firmware upload, which was the entire point
of the whole exercise.
|
2017-01-25 00:31:28 +00:00 |
|
whitequark
|
b29e2d5bfe
|
Globally update UART baudrate to 921600.
|
2017-01-24 22:25:58 +00:00 |
|
|
|
28a41a2f60
|
gateware: fix aeb1ba847
|
2017-01-18 17:11:02 -06:00 |
|
|
|
b40953800a
|
gateware: soc -> amp.soc
|
2017-01-18 15:28:14 -06:00 |
|
|
|
fe53bab953
|
targets: kc705 -> kc705_dds
|
2017-01-05 18:40:56 +01:00 |
|
|
|
082fdaf450
|
move i2c to libboard, do bit-banging on comms CPU
|
2017-01-04 21:04:38 +01:00 |
|
|
|
527757b471
|
kc705_drtio: use ad9154_fmc_ebz
|
2016-12-13 14:30:26 +08:00 |
|
|
|
0a9f69a3ed
|
kc705_drtio_master: add missing rtio_core CSRs
|
2016-12-09 19:23:36 +08:00 |
|
|
|
b311830fc4
|
kc705: fix drtio_aux address conflict
|
2016-12-06 18:28:48 +08:00 |
|
|
|
f4b7d39a69
|
kc705_drtio_master: hook up auxiliary controller
|
2016-12-06 14:56:15 +08:00 |
|
|
|
5d145ff912
|
drtio: add false paths between sys and transceiver clocks
|
2016-12-03 23:03:01 +08:00 |
|
|
|
4b97b9f8ce
|
drtio: add clock constraints
|
2016-12-03 22:17:29 +08:00 |
|
|
|
6353f6d590
|
drtio: support different configurations and speeds
|
2016-12-02 17:22:22 +08:00 |
|
|
|
d4cb1eb998
|
kc705: integrate DMA
|
2016-12-01 16:31:00 +08:00 |
|
|
|
cf342eca6e
|
kc705_drtio_master: fix number of fine RTIO timestamp bits
|
2016-11-29 10:44:27 +08:00 |
|
|
|
f4c6d6eb69
|
kc705_drtio_master: fix number of fine RTIO timestamp bits
|
2016-11-28 15:18:54 +08:00 |
|
|
|
85f2467e2c
|
rtio: fix RTIO/DRTIO timestamp resolution discrepancy
|
2016-11-28 15:01:46 +08:00 |
|
|
|
9fdd29ddae
|
drtio: connect KernelInitiator correctly
|
2016-11-28 14:36:18 +08:00 |
|
|
|
c419c422fa
|
drtio: support for local RTIO core
|
2016-11-28 14:33:26 +08:00 |
|
|
|
9acc7d135e
|
gateware: common RTIO interface
|
2016-11-22 22:46:50 +08:00 |
|
|
|
47b9868c68
|
kc705_drtio_master: pretend drtio is rtio
|
2016-11-05 23:48:29 +08:00 |
|
|
|
07ad00c1ca
|
drtio: split kernel/system CSRs
|
2016-10-31 18:09:36 +08:00 |
|
|
|
9aa94e1a2d
|
adapt to migen/misoc changes
|
2016-10-31 00:53:01 +08:00 |
|
|
|
da5208e160
|
drtio: add master gateware target
|
2016-10-29 17:31:15 +08:00 |
|
