Robert Jördens
|
778f4ac4d5
|
lockin: wrapping_neg
|
2021-01-19 11:30:12 +01:00 |
Robert Jördens
|
720b143132
|
Merge remote-tracking branch 'origin/master' into lockin-bin
* origin/master:
Updating timer compare offsets
Removing dac isr clear
Adding information about DSP timing specifications
Specifying consequences of failing to meet timing
Updating dependencies
Apply suggestions from code review
Adding documentation about double-buffered mode to DACs
Updating DACs to utilize DBM
Adding safety documentation
Adding docs
Updating DAC output format, adding DDS stream docs
Adding documentation for ADCs and DACs
|
2021-01-19 11:12:50 +01:00 |
Robert Jördens
|
20488ea3bc
|
lockin: refine
|
2021-01-19 11:01:21 +01:00 |
Robert Jördens
|
147b0a6982
|
Merge pull request #228 from matthuszagh/lockin-bin
Lock-in integration testing
|
2021-01-19 10:59:13 +01:00 |
Ryan Summers
|
ac06f811ab
|
Adding framework for initial lockin demo
|
2021-01-18 18:02:00 +01:00 |
Ryan Summers
|
573189bdd9
|
Fixing build
|
2021-01-18 17:23:21 +01:00 |
Ryan Summers
|
9d90d7b0d2
|
Adding WIP apps
|
2021-01-18 17:20:33 +01:00 |
Ryan Summers
|
6618e921fe
|
Moving panic configuration
|
2021-01-18 16:55:56 +01:00 |
Ryan Summers
|
8dd72ae75e
|
Reordering
|
2021-01-18 16:52:09 +01:00 |
Ryan Summers
|
20535a721d
|
Refactoring to support multiple apps
|
2021-01-18 16:47:47 +01:00 |
Ryan Summers
|
d447501c47
|
Merge pull request #208 from vertigo-designs/feature/io-docs
Adding documentation, updating DAC output timing
|
2021-01-18 13:54:56 +01:00 |
Ryan Summers
|
7a2f950667
|
Updating timer compare offsets
|
2021-01-18 13:41:23 +01:00 |
Ryan Summers
|
598a48b178
|
Merge branch 'master' into feature/io-docs
|
2021-01-18 13:25:03 +01:00 |
Matt Huszagh
|
73ffc873cd
|
add lock-in integration test
|
2021-01-14 15:31:40 -08:00 |
Matt Huszagh
|
f0eb58dfb2
|
swap sin and cos for demodulation
The in-phase component should be multiplied by the sin value and the
quadrature component should be multiplied by the cos value.
|
2021-01-14 14:51:07 -08:00 |
Matt Huszagh
|
9a3c9afa7e
|
fix reciprocal_pll divide error when reference frequency is 0
|
2021-01-14 14:51:07 -08:00 |
Matt Huszagh
|
9f0b3eb77e
|
fix shift_round overflow error
|
2021-01-14 14:51:07 -08:00 |
Robert Jördens
|
d1aa2f04c4
|
Merge pull request #226 from matthuszagh/lockin-bin
Lockin binary
|
2021-01-13 19:17:23 +01:00 |
Matt Huszagh
|
9d0aa40ce8
|
Revert "revert changes in main.rs and server.rs"
This reverts commit e599977983 .
|
2021-01-13 09:54:04 -08:00 |
Robert Jördens
|
1d0e1f9651
|
Merge pull request #222 from matthuszagh/lockin
Lockin
|
2021-01-13 18:47:37 +01:00 |
Matt Huszagh
|
9697560404
|
reciprocal_pll: remove unneeded type cast
|
2021-01-13 09:08:16 -08:00 |
Matt Huszagh
|
e599977983
|
revert changes in main.rs and server.rs
|
2021-01-13 08:59:27 -08:00 |
Matt Huszagh
|
76088efda5
|
dsp: add reciprocal_pll
|
2021-01-13 08:37:33 -08:00 |
Matt Huszagh
|
6aad92af43
|
fix bug in which real signal component is assigned twice
|
2021-01-12 18:36:18 -08:00 |
Matt Huszagh
|
07b7201b49
|
fix cargo fmt style
|
2021-01-12 17:26:42 -08:00 |
Matt Huszagh
|
a0d472b398
|
use only integer iir
|
2021-01-12 17:21:55 -08:00 |
Matt Huszagh
|
f974f4099c
|
remove TODO note relating ADC_BATCHES and calculate_timestamp_timer_period
Having both is not really redundant.
|
2021-01-12 16:17:58 -08:00 |
Matt Huszagh
|
80ed715f5a
|
shift sin/cos before demodulation product to avoid i64
|
2021-01-12 16:07:04 -08:00 |
Matt Huszagh
|
41ea2ebed4
|
use round up half integer rounding
|
2021-01-12 15:59:03 -08:00 |
Matt Huszagh
|
4c033c0f3e
|
move timestamp handling into new TimestampHandler struct
|
2021-01-12 13:06:49 -08:00 |
Matt Huszagh
|
e14aa8b613
|
move lock-in code to main.rs
|
2021-01-12 10:45:34 -08:00 |
Robert Jördens
|
184a343a7a
|
hitl: dispatch entire github object
|
2021-01-12 19:06:47 +01:00 |
Matt Huszagh
|
891aad3f17
|
remove debug_assert in divide_round
|
2021-01-12 07:43:28 -08:00 |
Matt Huszagh
|
31d23a3e0c
|
lock-in: use same method for batch_index branching in both instances
|
2021-01-12 07:36:56 -08:00 |
Matt Huszagh
|
bae295140d
|
update lock-in for integer math and PLL
|
2021-01-12 07:36:56 -08:00 |
Matt Huszagh
|
028f4a1bb2
|
fix small typos
|
2021-01-12 07:36:56 -08:00 |
Ryan Summers
|
ad3681f30b
|
Merge pull request #223 from quartiq/rs/issue-219/adc-setup
Conforming to external ADC conversion timing
|
2021-01-12 07:05:17 -08:00 |
Ryan Summers
|
db3a42a7b9
|
Update src/adc.rs
Co-authored-by: Robert Jördens <rj@quartiq.de>
|
2021-01-12 06:54:16 -08:00 |
Ryan Summers
|
bcf7a59993
|
Removing dac isr clear
|
2021-01-12 14:15:45 +01:00 |
Ryan Summers
|
09ecd3291a
|
Merge branch 'rs/issue-219/adc-setup' into feature/io-docs
|
2021-01-12 14:02:19 +01:00 |
Ryan Summers
|
6b170c25ed
|
Fixing timing synchronization
|
2021-01-12 13:29:15 +01:00 |
dependabot[bot]
|
c0f6c2d445
|
build(deps): bump log from 0.4.11 to 0.4.13
Bumps [log](https://github.com/rust-lang/log) from 0.4.11 to 0.4.13.
- [Release notes](https://github.com/rust-lang/log/releases)
- [Changelog](https://github.com/rust-lang/log/blob/master/CHANGELOG.md)
- [Commits](https://github.com/rust-lang/log/compare/0.4.11...0.4.13)
Signed-off-by: dependabot[bot] <support@github.com>
|
2021-01-12 04:03:23 +00:00 |
Ryan Summers
|
91975993cf
|
Fixing docs
|
2021-01-11 12:38:20 +01:00 |
Ryan Summers
|
d5c21efc9d
|
Adding extra DMA transfer to clear TXTF in ADC SPI transfers
|
2021-01-11 12:31:15 +01:00 |
Ryan Summers
|
1307ddb0ba
|
Merge pull request #196 from vertigo-designs/feature/pounder-timestamping
Feature/pounder timestamping
|
2021-01-11 01:50:09 -08:00 |
Robert Jördens
|
f785ec2f51
|
hitl: dispatch stabilizer event
|
2021-01-08 19:13:48 +01:00 |
Robert Jördens
|
09a7ab2773
|
ci: correctly use stable toolchain
|
2021-01-08 19:09:42 +01:00 |
Robert Jördens
|
96dc13da35
|
hitl: rename, add badge
|
2021-01-08 19:05:51 +01:00 |
Robert Jördens
|
5ecb28fb05
|
Merge pull request #220 from quartiq/jordens-hitl
hardware in the loop testing
|
2021-01-08 17:30:12 +01:00 |
Robert Jördens
|
72d69960ca
|
Create hitl.yml
|
2021-01-08 17:28:07 +01:00 |