 mikelam
|
7060490ce2
|
v1.1 release
|
2022-02-12 16:29:23 +08:00 |
 Jack-Zheng
|
112e812159
|
see update log for details
|
2021-08-31 17:36:44 +08:00 |
|
Jack-Zheng
|
22cd0f4c9d
|
PCB: fix logo resolution issue, fix AG5300 module pin bug, update crystal package, add SMT positioning hole; FabricationOutput: add SMT position and BOM file
|
2021-07-14 14:33:32 +08:00 |
|
Jack-Zheng
|
9aeb94f2c9
|
PCB: add screw hole keep out
|
2021-07-12 11:29:03 +08:00 |
|
Jack-Zheng
|
191eacdf8c
|
HSADC: change from AC coupling to DC coupling; PCB: finish HSADC layout; LVDS&IO: fix name issue
|
2021-07-09 14:36:13 +08:00 |
|
Jack-Zheng
|
3228e16c8f
|
MCU, FPGA, Ethernet, PCB: fix decoupling capacitors
|
2021-07-07 16:14:10 +08:00 |
|
Jack-Zheng
|
eceba52792
|
PCB & FPGA & MCU: fix LVDS impedance issues
|
2021-07-06 10:28:18 +08:00 |
|
Jack-Zheng
|
0e1120d266
|
FPGA: modify pin connections for convenient layout routing; PCB: finish FPGA IO, FSMC, ADC BUS, Power routing
|
2021-06-25 16:57:46 +08:00 |
|
Jack-Zheng
|
2a31c8b3f3
|
PCB: finish LVDS routing
|
2021-06-24 15:43:31 +08:00 |
|
Jack-Zheng
|
6535ff5423
|
LVDS&IO: add fpga flash config; all: fix connection bugs; PCB: initialize component positions and layout
|
2021-06-22 16:34:02 +08:00 |
|
Jack-Zheng
|
9bcc9a229b
|
TestAutomation: replace messy wires with bus
|
2021-06-21 12:10:31 +08:00 |
|
Jack-Zheng
|
fc2cb47610
|
all: map symbol and footpins
|
2021-06-16 17:32:33 +08:00 |
|
Jack-Zheng
|
da19dad9cd
|
init project
|
2021-06-16 17:31:36 +08:00 |