sinara-hw
/
Syrostan
5
0
Fork 0
Code Issues 2 Pull Requests Projects Releases Wiki Activity

MCU, FPGA, Ethernet, PCB: fix decoupling capacitors

master
Jack-Zheng 2021-07-07 16:14:10 +08:00
parent 90053d4887
commit 3228e16c8f
7 changed files with 11176 additions and 10250 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

150
Ethernet.sch
View File

@ -981,7 +981,7 @@ AR Path="/60C2FE2A/610E0014" Ref="L?" Part="1"
AR Path="/60FB17F2/610E0014" Ref="L?" Part="1"
AR Path="/60E4702B/610E0014" Ref="L5" Part="1"
F 0 "L5" V 3790 6900 50 0000 C CNN
F 1 "10uH" V 3699 6900 50 0000 C CNN
F 1 "220R@100MHz" V 3699 6900 50 0000 C CNN
F 2 "Inductor_SMD:L_0603_1608Metric" H 3600 6900 50 0001 C CNN
F 3 "~" H 3600 6900 50 0001 C CNN
1 3600 6900
@ -1024,8 +1024,6 @@ Wire Wire Line
3250 6700 3250 6900
Text Label 4100 6900 0 50 ~ 0
+3V3A
Wire Wire Line
4100 6900 3950 6900
Connection ~ 3950 6900
$Comp
L power:GND #PWR0103
@ -1039,7 +1037,7 @@ F 3 "" H 3950 7350 50 0001 C CNN
1 0 0 -1
$EndComp
Wire Wire Line
3950 7350 3950 7250
3950 7350 3950 7300
Text Label 4850 5300 0 50 ~ 0
+3V3A
Text Label 6100 1900 1 50 ~ 0
@ -1077,4 +1075,148 @@ F 19 "yes" H 2450 4100 50 0001 L CNN "imported"
$EndComp
Wire Wire Line
7800 4750 7800 5050
Wire Wire Line
3250 6950 3250 6900
Connection ~ 3250 6900
Wire Wire Line
3250 7250 3250 7300
Wire Wire Line
3250 7300 3950 7300
Connection ~ 3950 7300
Wire Wire Line
3950 7300 3950 7250
$Comp
L Device:C C76
U 1 1 61E69389
P 4400 7100
F 0 "C76" H 4515 7146 50 0000 L CNN
F 1 "100nF" H 4515 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 4438 6950 50 0001 C CNN
F 3 "~" H 4400 7100 50 0001 C CNN
1 4400 7100
1 0 0 -1
$EndComp
Wire Wire Line
4400 6950 4400 6900
Wire Wire Line
4400 7250 4400 7300
$Comp
L Device:C C78
U 1 1 61E7524B
P 4800 7100
F 0 "C78" H 4915 7146 50 0000 L CNN
F 1 "100nF" H 4915 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 4838 6950 50 0001 C CNN
F 3 "~" H 4800 7100 50 0001 C CNN
1 4800 7100
1 0 0 -1
$EndComp
Wire Wire Line
4800 6950 4800 6900
Wire Wire Line
4800 7250 4800 7300
$Comp
L Device:C C79
U 1 1 61E81711
P 5200 7100
F 0 "C79" H 5315 7146 50 0000 L CNN
F 1 "100nF" H 5315 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 5238 6950 50 0001 C CNN
F 3 "~" H 5200 7100 50 0001 C CNN
1 5200 7100
1 0 0 -1
$EndComp
Wire Wire Line
5200 6950 5200 6900
Wire Wire Line
5200 7250 5200 7300
$Comp
L Device:C C89
U 1 1 61E8DDE9
P 5600 7100
F 0 "C89" H 5715 7146 50 0000 L CNN
F 1 "100nF" H 5715 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 5638 6950 50 0001 C CNN
F 3 "~" H 5600 7100 50 0001 C CNN
1 5600 7100
1 0 0 -1
$EndComp
Wire Wire Line
5600 6950 5600 6900
Wire Wire Line
5600 7250 5600 7300
Wire Wire Line
3950 6900 4400 6900
Connection ~ 4400 6900
Wire Wire Line
4400 6900 4800 6900
Connection ~ 4800 6900
Wire Wire Line
4800 6900 5200 6900
Connection ~ 5200 6900
Wire Wire Line
5200 6900 5600 6900
Wire Wire Line
3950 7300 4400 7300
Connection ~ 4400 7300
Wire Wire Line
4400 7300 4800 7300
Connection ~ 4800 7300
Wire Wire Line
4800 7300 5200 7300
Connection ~ 5200 7300
Wire Wire Line
5200 7300 5600 7300
$Comp
L Device:C C90
U 1 1 61EB716F
P 6000 7100
F 0 "C90" H 6115 7146 50 0000 L CNN
F 1 "6.8nF" H 6115 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 6038 6950 50 0001 C CNN
F 3 "~" H 6000 7100 50 0001 C CNN
1 6000 7100
1 0 0 -1
$EndComp
Wire Wire Line
6000 6950 6000 6900
Wire Wire Line
6000 7250 6000 7300
Wire Wire Line
5600 6900 6000 6900
Wire Wire Line
5600 7300 6000 7300
Connection ~ 5600 6900
Connection ~ 5600 7300
$Comp
L Device:C C91
U 1 1 61EDEC5D
P 2800 7100
F 0 "C91" H 2915 7146 50 0000 L CNN
F 1 "100nF" H 2915 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 2838 6950 50 0001 C CNN
F 3 "~" H 2800 7100 50 0001 C CNN
1 2800 7100
1 0 0 -1
$EndComp
Wire Wire Line
2800 6950 2800 6900
Wire Wire Line
2800 7250 2800 7300
$Comp
L Device:C C75
U 1 1 61E4F9F7
P 3250 7100
F 0 "C75" H 3365 7146 50 0000 L CNN
F 1 "100nF" H 3365 7055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 3288 6950 50 0001 C CNN
F 3 "~" H 3250 7100 50 0001 C CNN
1 3250 7100
1 0 0 -1
$EndComp
Wire Wire Line
3250 7300 2800 7300
Connection ~ 3250 7300
Wire Wire Line
2800 6900 3250 6900
$EndSCHEMATC

1244
FPGA.sch
View File

File diff suppressed because it is too large Load Diff

6
HighSpeedADC.sch
View File

@ -341,7 +341,7 @@ L Amplifier_Operational:OPA2691 U1
U 1 1 60EA227A
P 3650 4350
F 0 "U1" H 3650 4717 50 0000 C CNN
F 1 "OPA2690" H 3650 4626 50 0000 C CNN
F 1 "TLV3542" H 3650 4626 50 0000 C CNN
F 2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" H 3650 4350 50 0001 C CNN
F 3 "http://www.ti.com/lit/ds/sbos224d/sbos224d.pdf" H 3650 4350 50 0001 C CNN
1 3650 4350
@ -352,7 +352,7 @@ L Amplifier_Operational:OPA2691 U1
U 2 1 60EA377D
P 4350 3850
F 0 "U1" H 4350 4217 50 0000 C CNN
F 1 "OPA2690" H 4350 4126 50 0000 C CNN
F 1 "TLV3542" H 4350 4126 50 0000 C CNN
F 2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" H 4350 3850 50 0001 C CNN
F 3 "http://www.ti.com/lit/ds/sbos224d/sbos224d.pdf" H 4350 3850 50 0001 C CNN
2 4350 3850
@ -363,7 +363,7 @@ L Amplifier_Operational:OPA2691 U1
U 3 1 60EA5D47
P 4150 2600
F 0 "U1" H 4108 2646 50 0000 L CNN
F 1 "OPA2690" H 4108 2555 50 0000 L CNN
F 1 "TLV3542" H 4108 2555 50 0000 L CNN
F 2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" H 4150 2600 50 0001 C CNN
F 3 "http://www.ti.com/lit/ds/sbos224d/sbos224d.pdf" H 4150 2600 50 0001 C CNN
3 4150 2600

109
MCU.sch
View File

@ -294,9 +294,9 @@ Wire Wire Line
5000 2450 5400 2450
Text HLabel 5400 2450 2 50 Input ~ 0
CPU_ADC5
Text HLabel 5400 5550 2 50 Input ~ 0
Text HLabel 5400 4850 2 50 Input ~ 0
CPU_ADC6
Text HLabel 5400 5650 2 50 Input ~ 0
Text HLabel 5400 4750 2 50 Input ~ 0
CPU_ADC7
Wire Wire Line
5000 5550 5400 5550
@ -689,10 +689,10 @@ Text Label 5050 2650 0 50 ~ 0
UART1_TX
Text Label 5050 2750 0 50 ~ 0
UART1_RX
Text HLabel 5400 3450 2 50 Input ~ 0
Text HLabel 5400 3550 2 50 Input ~ 0
CPU_ADC8
Wire Wire Line
5400 3450 5000 3450
5400 3550 5000 3550
Wire Wire Line
8600 5450 8500 5450
Wire Wire Line
@ -967,42 +967,42 @@ $EndComp
$Comp
L Device:LED D21
U 1 1 62108C04
P 6450 5250
F 0 "D21" H 6443 4995 50 0000 C CNN
F 1 "LED_CPU" H 6443 5086 50 0000 C CNN
F 2 "LED_SMD:LED_0603_1608Metric" H 6450 5250 50 0001 C CNN
F 3 "~" H 6450 5250 50 0001 C CNN
1 6450 5250
-1 0 0 -1
P 6450 5150
F 0 "D21" H 6443 4895 50 0000 C CNN
F 1 "LED_CPU" H 6443 4986 50 0000 C CNN
F 2 "LED_SMD:LED_0603_1608Metric" H 6450 5150 50 0001 C CNN
F 3 "~" H 6450 5150 50 0001 C CNN
1 6450 5150
-1 0 0 1
$EndComp
$Comp
L Device:R R124
U 1 1 6210A0E7
P 6850 5250
F 0 "R124" V 6643 5250 50 0000 C CNN
F 1 "100" V 6734 5250 50 0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 6780 5250 50 0001 C CNN
F 3 "~" H 6850 5250 50 0001 C CNN
1 6850 5250
0 1 -1 0
P 6850 5150
F 0 "R124" V 6643 5150 50 0000 C CNN
F 1 "100" V 6734 5150 50 0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 6780 5150 50 0001 C CNN
F 3 "~" H 6850 5150 50 0001 C CNN
1 6850 5150
0 1 1 0
$EndComp
$Comp
L power:GND #PWR0124
U 1 1 6210B2EE
P 7100 5000
F 0 "#PWR0124" H 7100 4750 50 0001 C CNN
F 1 "GND" H 7105 4827 50 0000 C CNN
F 2 "" H 7100 5000 50 0001 C CNN
F 3 "" H 7100 5000 50 0001 C CNN
1 7100 5000
1 0 0 1
P 7100 5400
F 0 "#PWR0124" H 7100 5150 50 0001 C CNN
F 1 "GND" H 7105 5227 50 0000 C CNN
F 2 "" H 7100 5400 50 0001 C CNN
F 3 "" H 7100 5400 50 0001 C CNN
1 7100 5400
1 0 0 -1
$EndComp
Wire Wire Line
7100 5150 7100 5250
7100 5250 7100 5150
Wire Wire Line
7100 5250 7000 5250
7100 5150 7000 5150
Wire Wire Line
6700 5250 6600 5250
6700 5150 6600 5150
$Comp
L Switch:SW_Push SW2
U 1 1 62CA6A93
@ -1057,17 +1057,17 @@ Connection ~ 3350 1250
Wire Wire Line
3350 1250 3350 1100
Wire Wire Line
6300 5150 7100 5150
6300 5250 7100 5250
Wire Wire Line
7100 5000 7100 5150
Connection ~ 7100 5150
7100 5400 7100 5250
Connection ~ 7100 5250
Text HLabel 5400 6550 2 50 Input ~ 0
CPU_ENC_INT
Text HLabel 5400 4050 2 50 Input ~ 0
CPU_12V_SW
Text HLabel 5400 6650 2 50 Input ~ 0
CPU_POE_AT_EVENT
Text HLabel 5400 3550 2 50 Input ~ 0
Text HLabel 5400 3450 2 50 Input ~ 0
CPU_POE_SRC_STATUS
Wire Wire Line
5400 2550 5000 2550
@ -1076,7 +1076,7 @@ Wire Wire Line
Wire Wire Line
5400 2950 5000 2950
Wire Wire Line
5400 3550 5000 3550
5400 3450 5000 3450
Wire Wire Line
5400 4050 5000 4050
Wire Wire Line
@ -1156,13 +1156,13 @@ $EndComp
$Comp
L Switch:SW_Push SW3
U 1 1 62CCB907
P 6100 5150
F 0 "SW3" H 6100 5435 50 0000 C CNN
F 1 "SW_CPU" H 6100 5344 50 0000 C CNN
F 2 "Button_Switch_SMD:SW_SPST_SKQG_WithoutStem" H 6100 5350 50 0001 C CNN
F 3 "~" H 6100 5350 50 0001 C CNN
1 6100 5150
-1 0 0 -1
P 6100 5250
F 0 "SW3" H 6100 5535 50 0000 C CNN
F 1 "SW_CPU" H 6100 5444 50 0000 C CNN
F 2 "Button_Switch_SMD:SW_SPST_SKQG_WithoutStem" H 6100 5450 50 0001 C CNN
F 3 "~" H 6100 5450 50 0001 C CNN
1 6100 5250
-1 0 0 1
$EndComp
NoConn ~ 8700 2150
NoConn ~ 8700 2250
@ -1389,14 +1389,14 @@ Wire Wire Line
9200 850 9200 900
Connection ~ 9200 900
Wire Wire Line
5900 5150 5000 5150
5900 5250 5000 5250
Wire Wire Line
6300 5250 5000 5250
6300 5150 5000 5150
$Comp
L power:GND #PWR?
L power:GND #PWR0155
U 1 1 6103D80D
P 7800 4550
F 0 "#PWR?" H 7800 4300 50 0001 C CNN
F 0 "#PWR0155" H 7800 4300 50 0001 C CNN
F 1 "GND" V 7805 4422 50 0000 R CNN
F 2 "" H 7800 4550 50 0001 C CNN
F 3 "" H 7800 4550 50 0001 C CNN
@ -1405,4 +1405,25 @@ F 3 "" H 7800 4550 50 0001 C CNN
$EndComp
Wire Wire Line
8000 4550 7800 4550
$Comp
L Device:C C73
U 1 1 61D669EE
P 4950 1100
F 0 "C73" H 5065 1146 50 0000 L CNN
F 1 "0.1uF" H 5065 1055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 4988 950 50 0001 C CNN
F 3 "~" H 4950 1100 50 0001 C CNN
1 4950 1100
1 0 0 -1
$EndComp
Wire Wire Line
5350 900 4950 900
Wire Wire Line
4950 900 4950 950
Wire Wire Line
4950 1250 4950 1300
Wire Wire Line
4950 1300 5350 1300
Connection ~ 5350 900
Connection ~ 5350 1300
$EndSCHEMATC

64
Power.sch
View File

@ -609,17 +609,6 @@ F 3 "https://www.ti.com/lit/ds/symlink/tlv757p.pdf" H 6000 6800 50 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L Regulator_Linear:TLV75733PDBV U5
U 1 1 60D16596
P 1750 6700
F 0 "U5" H 1750 7042 50 0000 C CNN
F 1 "TLV75733PDBV_3.3V" H 1750 6951 50 0000 C CNN
F 2 "Package_TO_SOT_SMD:SOT-23-5" H 1750 7025 50 0001 C CIN
F 3 "https://www.ti.com/lit/ds/symlink/tlv757p.pdf" H 1750 6750 50 0001 C CNN
1 1750 6700
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR071
U 1 1 60D4777F
P 1750 7200
@ -1790,6 +1779,38 @@ Wire Wire Line
Wire Wire Line
6450 5700 6450 5600
Connection ~ 5650 5700
Wire Wire Line
5850 5200 5650 5200
Connection ~ 5650 5200
Wire Wire Line
6150 5200 6450 5200
Wire Wire Line
6450 5000 6450 5200
Connection ~ 6450 5200
Wire Wire Line
5650 5700 6450 5700
$Comp
L Regulator_Linear:TLV75733PDBV U5
U 1 1 60D16596
P 1750 6700
F 0 "U5" H 1750 7042 50 0000 C CNN
F 1 "TLV75733PDBV_3.3V" H 1750 6951 50 0000 C CNN
F 2 "Package_TO_SOT_SMD:SOT-23-5" H 1750 7025 50 0001 C CIN
F 3 "https://www.ti.com/lit/ds/symlink/tlv757p.pdf" H 1750 6750 50 0001 C CNN
1 1750 6700
1 0 0 -1
$EndComp
$Comp
L Device:Polyfuse F1
U 1 1 62AB653A
P 6000 5200
F 0 "F1" V 5775 5200 50 0000 C CNN
F 1 "BSMD2920-500-16V" V 5866 5200 50 0000 C CNN
F 2 "Fuse:Fuse_2920_7451Metric" H 6050 5000 50 0001 L CNN
F 3 "~" H 6000 5200 50 0001 C CNN
1 6000 5200
0 1 1 0
$EndComp
$Comp
L Diode:Z2SMBxxx D?
U 1 1 62A9F5F7
@ -1803,25 +1824,4 @@ F 3 "https://diotec.com/tl_files/diotec/files/pdf/datasheets/z2smb1.pdf" H 6450
1 6450 5450
0 1 1 0
$EndComp
$Comp
L Device:Polyfuse F1
U 1 1 62AB653A
P 6000 5200
F 0 "F1" V 5775 5200 50 0000 C CNN
F 1 "BSMD2920-500-16V" V 5866 5200 50 0000 C CNN
F 2 "Fuse:Fuse_2920_7451Metric" H 6050 5000 50 0001 L CNN
F 3 "~" H 6000 5200 50 0001 C CNN
1 6000 5200
0 1 1 0
$EndComp
Wire Wire Line
5850 5200 5650 5200
Connection ~ 5650 5200
Wire Wire Line
6150 5200 6450 5200
Wire Wire Line
6450 5000 6450 5200
Connection ~ 6450 5200
Wire Wire Line
5650 5700 6450 5700
$EndSCHEMATC

19843
TestAutomation.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

10
TestAutomation.pro
View File

@ -1,4 +1,4 @@
update=Mon Jul 5 11:18:51 2021
update=Wed Jul 7 12:09:57 2021
version=1
last_client=kicad
[general]
@ -55,8 +55,10 @@ ViaDiameter3=0.45
ViaDrill3=0.25
ViaDiameter4=0.5
ViaDrill4=0.3
ViaDiameter5=4.2
ViaDrill5=4
ViaDiameter5=0.8
ViaDrill5=0.5
ViaDiameter6=4.2
ViaDrill6=4
dPairWidth1=0.0889
dPairGap1=0.1016
dPairViaGap1=0.25
@ -93,7 +95,7 @@ Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu