Commit Graph

393 Commits

Author SHA1 Message Date
Ryan Summers
b0153b8e78
Merge pull request #165 from vertigo-designs/feature/dma-updates
Stabilizer asynchronous batch sampling support
2020-11-25 07:58:37 -08:00
a07be010b6 Adding comment about checking for flag pass completion 2020-11-25 16:46:42 +01:00
88da225e4b Adding comments about execution hanging to transfer complete waits 2020-11-25 16:43:49 +01:00
7d13627a0c Removing default parameter settings 2020-11-25 16:30:06 +01:00
d236ea94c4 Updating DAC SPI structures to own HAL SPI structure for safety guarantees 2020-11-24 17:21:14 +01:00
bf8b950fe6 Moving constants to a new file 2020-11-24 17:09:36 +01:00
720e0291f5 Removing copy to DAC buffers, adding in-place borrow of output buffers 2020-11-24 16:57:36 +01:00
2b443f9334 Merge branch 'master' into feature/dma-updates 2020-11-24 16:49:11 +01:00
b7c6b6d203 Marking AXISRAM as NOLOAD 2020-11-24 16:46:14 +01:00
bors[bot]
769cfdfb7f
Merge #175
175: iir: document r=jordens a=jordens



Co-authored-by: Robert Jördens <rj@quartiq.de>
2020-11-23 14:01:23 +00:00
11e6688a14 Refactoring timer channels to macros, adding safety notes 2020-11-23 14:30:29 +01:00
6808d32e0f iir: document 2020-11-23 08:49:30 +01:00
bors[bot]
c91e395d12
Merge #174
174: move iir to new dsp crate r=jordens a=matthuszagh

As mentioned [here](https://github.com/quartiq/stabilizer/pull/173#issuecomment-731751931).

Co-authored-by: Matt Huszagh <huszaghmatt@gmail.com>
2020-11-22 18:36:24 +00:00
Matt Huszagh
d24dfb302e dsp crate: drop version dependency and remove boilerplate from cargo 2020-11-22 10:32:40 -08:00
Matt Huszagh
3eb43c6b99 move iir to new dsp crate 2020-11-22 07:59:12 -08:00
a7b6b5c796
README: remove CI badge, add matrix link 2020-11-16 17:36:16 +01:00
04a0462aad
README: add matrix badge 2020-11-16 17:33:14 +01:00
91809cf255 Adding DMA support for DAC writes 2020-11-13 10:47:44 +01:00
56bcf1e0aa Adding sampling_timer file 2020-11-11 18:44:28 +01:00
3b953e36aa Adding compile-time management of TIM2 channels 2020-11-11 18:42:34 +01:00
da9ca81856 Reverting changeset 2020-11-11 12:12:19 +01:00
3088a002c0 Adding documentation 2020-11-11 12:09:27 +01:00
8f399ec12b Reverting openocd change 2020-11-11 11:57:57 +01:00
aa36446f95 Adding updated docs for adc file 2020-11-11 11:57:14 +01:00
9cfb52308d Merge branch 'master' into feature/dma-updates 2020-11-11 08:59:50 +01:00
920d08c04c update cargosha256 2020-11-11 15:22:47 +08:00
db3bb511b4 Merge branch 'master' into feature/dma-updates 2020-11-10 16:55:25 +01:00
Ryan Summers
e0020f4a2a
Merge pull request #159 from quartiq/rs/hal-update
Utilize mainline stm32h7xx-hal
2020-11-10 16:53:00 +01:00
f164a1a89e Update PR 2020-11-10 15:31:19 +01:00
a32ca39ca0 Removing spaces 2020-11-10 15:19:44 +01:00
84e31ef036 Fixing directive position 2020-11-10 15:16:37 +01:00
7b86a2bc42 Adding comment about deprecation allowance 2020-11-10 15:14:49 +01:00
c804312e60 Fixing deprecation warnings 2020-11-10 15:13:57 +01:00
514314dced Merge branch 'master' into rs/hal-update 2020-11-10 15:13:12 +01:00
bdbda8766d
Merge pull request #164 from vertigo-designs/feature/pr-ci
Adding CI support for PRs
2020-11-05 09:13:28 +01:00
f1ee9a2af5 Adding CI support for PRs 2020-11-05 08:13:55 +01:00
bab9fbf5ac Merge branch 'master' into rs/hal-update 2020-11-05 08:09:45 +01:00
2e9fdd9d4d Updating stm32h7xx-hal 2020-11-05 08:06:42 +01:00
5cc21cfde8 Combining ADC + DAC ISRs 2020-11-03 16:09:00 +01:00
e95cad5bde Adding WIP updates 2020-11-03 10:52:37 +01:00
4e5459433e Formatting 2020-11-03 09:41:45 +01:00
adaca88a50 Adding ADC/DAC modules 2020-11-03 09:41:14 +01:00
20e9b6543c Adding WIP updates to using DMA 2020-11-03 09:36:03 +01:00
bors[bot]
f38c58ab53
Merge #162
162: added gateway r=ryan-summers a=nkuh

Fixes #158 

Co-authored-by: Niklas Kuhrmeyer <niklas.kuhrmeyer@ptb.de>
2020-10-30 12:37:45 +00:00
Niklas Kuhrmeyer
2f5d26aeaa decreased routes_storage 2020-10-30 13:33:59 +01:00
Niklas Kuhrmeyer
32d5e4dfe1 format 2020-10-30 13:32:47 +01:00
Niklas Kuhrmeyer
dfe3ac877a added gateway 2020-10-30 12:16:28 +01:00
f56487401c Adding updates for PHY support 2020-10-28 16:14:48 +01:00
11ff93e6f0 Fixing diff 2020-10-28 15:57:14 +01:00
e36b853dc8 Renaming clocks to ccdr 2020-10-28 15:51:08 +01:00