 Donald Sebastian Leung
|
d8c40ce382
|
Add failing trace and trace analysis
|
2020-10-20 13:05:38 +08:00 |
|
Donald Sebastian Leung
|
8fe67cf6f4
|
Skip assertions for configurable no. of clock cycles
|
2020-10-19 12:39:32 +08:00 |
|
Donald Sebastian Leung
|
5011245007
|
Increase BMC depth for sorting network assertions
|
2020-10-16 13:41:38 +08:00 |
|
Donald Sebastian Leung
|
036c91539b
|
Start preparing assertions for sorting network
|
2020-10-16 12:18:09 +08:00 |
|
Donald Sebastian Leung
|
6746052a60
|
Add rtio.sed.output_driver
|
2020-10-09 11:16:01 +08:00 |
|
Donald Sebastian Leung
|
1d5945f7fa
|
Add rtio.sed.output_network
|
2020-10-08 17:05:04 +08:00 |
|
Donald Sebastian Leung
|
c9857bb831
|
Reset translation progress
|
2020-09-30 10:55:08 +08:00 |
|
Donald Sebastian Leung
|
36fb6306b0
|
Add rtio.sed.output_network
|
2020-09-29 16:35:59 +08:00 |
|
Donald Sebastian Leung
|
1a83778590
|
Remove redundant 'artiq.gateware' from module names
|
2020-09-25 15:10:07 +08:00 |