Commit Graph

27 Commits

Author SHA1 Message Date
0708f6b962 Add DIV instruction 2020-08-26 16:58:50 +08:00
b74a0cf699 Add MULHU instruction 2020-08-26 16:43:21 +08:00
a58842ea94 Add MULHSU instruction 2020-08-26 16:39:17 +08:00
15580a74c6 Add MULH instruction 2020-08-26 16:30:54 +08:00
585965ee0a Add MUL instruction 2020-08-26 15:57:32 +08:00
dd17606902 Add RV32M R-Type Instruction 2020-08-26 15:48:55 +08:00
ca9e9c9ca6 Add prototype for instruction/data bus implementation 2020-08-25 12:41:30 +08:00
ac7991ae86 Merge instruction and data bus abstractions 2020-08-25 10:12:02 +08:00
ca135d024f Wire instruction and data buses (WIP) to Minerva core 2020-08-24 14:46:52 +08:00
2a4f6dd07e Wire interrupt signals to Minerva for verification 2020-08-24 13:28:33 +08:00
ee80bff3db Merge riscv_formal_parameters.py into verify.py 2020-08-24 10:20:30 +08:00
dad6022572 Replace individual instruction checks with ISA check 2020-08-21 15:14:42 +08:00
908ecf9e7e Add uniqueness check 2020-08-21 13:25:52 +08:00
a7b6b7a169 Add liveness check 2020-08-21 12:54:53 +08:00
d7d4f8b0ad Reduce code duplication in Minerva verification script 2020-08-21 11:43:20 +08:00
de3ff25da1 Refactor insns directory 2020-08-21 10:33:02 +08:00
3e527b3727 Refactor instructions to use NamedTuple 2020-08-20 17:28:09 +08:00
1a38b37473 Remove copy of Minerva 2020-08-20 15:32:10 +08:00
a6b4891a38 Add causal checks 2020-08-20 12:00:31 +08:00
2a9ddf0868 Add register checks 2020-08-20 11:10:33 +08:00
2383706012 Add PC backward checks 2020-08-19 17:22:03 +08:00
2bfd909b49 Add PC forward checks 2020-08-19 17:00:11 +08:00
c073411bd2 Add tests for all RV32I instructions 2020-08-19 14:56:26 +08:00
0e0d4b6e42 Add (currently failing) test case for LUI instruction 2020-08-18 14:10:47 +08:00
3faa8ed1b8 Add build instructions for Minerva 2020-08-17 16:46:15 +08:00
7005d22e4e Add instruction check 2020-08-17 16:03:20 +08:00
73707afe78 Modularize codebase 2020-08-17 11:50:53 +08:00