Donald Sebastian Leung ca135d024f Wire instruction and data buses (WIP) to Minerva core		2020-08-24 14:46:52 +08:00
..
checks	Replace individual instruction checks with ISA check	2020-08-21 15:14:42 +08:00
cores	Wire instruction and data buses (WIP) to Minerva core	2020-08-24 14:46:52 +08:00
insns	Reduce code duplication in Minerva verification script	2020-08-21 11:43:20 +08:00
__init__.py	Modularize codebase	2020-08-17 11:50:53 +08:00