2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-12 21:26:37 +08:00
artiq/artiq/gateware
2018-05-11 14:13:41 +08:00
..
amp refactor targets 2018-01-22 18:25:10 +08:00
drtio drtio: fix satellite minimum_coarse_timestamp clock domain (#947) 2018-03-13 00:20:57 +08:00
dsp dsp/fir: outputs reset_less (pipelined) 2018-03-13 17:11:50 +00:00
rtio suservo: add clip flags (#992) 2018-05-09 07:16:15 +00:00
serwb serwb: reduce buffering. Closes #997 2018-05-11 14:13:41 +08:00
suservo suservo: add clip flags (#992) 2018-05-09 07:16:15 +00:00
targets sayma: fix runtime/rtm gateware address conflict 2018-05-09 19:47:29 +08:00
test rtio/sed: add unittest for sequence number rollover 2018-05-02 12:04:30 +08:00
__init__.py artiqlib -> artiq.gateware 2015-03-08 11:00:24 +01:00
ad9_dds.py ad9xxx -> ad9_dds 2017-01-04 11:34:52 +01:00
nist_clock.py gateware/nist_clock: increase DDS bus drive strength. Closes #468 2016-06-07 11:08:19 -04:00
nist_qc2.py qc2: swap SPI/TTL, all TTL lines are now In+Out compatible 2016-05-19 10:42:03 +08:00
remote_csr.py remote_csr: add sanity check of CSR CSV type column 2018-02-13 20:02:51 +08:00