mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 11:18:27 +08:00
drtio: fix satellite minimum_coarse_timestamp clock domain (#947)
This commit is contained in:
parent
999ec40e79
commit
2edf65f57b
@ -97,7 +97,7 @@ class DRTIOSatellite(Module):
|
||||
enable_spread=False, report_buffer_space=True,
|
||||
interface=self.rt_packet.cri))
|
||||
self.comb += self.outputs.coarse_timestamp.eq(coarse_ts)
|
||||
self.sync += self.outputs.minimum_coarse_timestamp.eq(coarse_ts + 16)
|
||||
self.sync.rtio += self.outputs.minimum_coarse_timestamp.eq(coarse_ts + 16)
|
||||
|
||||
self.submodules.inputs = ClockDomainsRenamer("rio")(
|
||||
InputCollector(channels, fine_ts_width, "sync",
|
||||
|
Loading…
Reference in New Issue
Block a user