2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-05 09:46:36 +08:00
Commit Graph

20 Commits

Author SHA1 Message Date
e5286c57ab rtio: fix input FIFO depth config 2014-11-30 12:12:35 +08:00
bf745e53c9 rtio: register FIFO output to improve timing 2014-11-30 10:51:12 +08:00
c78c5a2b4f rtio: fix guard cycle computation 2014-11-30 01:00:52 +08:00
9aafe89518 rtio: use Record 2014-11-30 00:59:39 +08:00
901073acf3 asynchronous RTIO 2014-11-30 00:13:54 +08:00
9a14081031 rtio: add pileup count reporting 2014-10-21 23:14:01 +08:00
1c24a5971b rtio: error recovery 2014-10-10 20:12:22 +08:00
af0cd902d3 get frequency from RTIO, support fractional frequencies 2014-09-26 17:24:06 +08:00
538aaa4c14 rtio: fix o_error csr size 2014-09-25 12:54:26 +08:00
9b8a91e67e rtio: increase FIFO sizes 2014-09-17 19:53:29 +08:00
d8b9543e1b rtio: use FWFT FIFO with no buffering. This fixes replace operations. 2014-09-17 19:53:06 +08:00
b207a3cef5 rtio: remove ISE bug workaround 2014-09-12 16:15:32 +08:00
813bc90194 rtio: support readout of counter from software 2014-09-12 15:27:40 +08:00
1b58e1510d soc/rtio: mini-channels 2014-09-11 23:09:43 +08:00
202284d44c soc/rtio: software-controlled replace 2014-09-11 23:09:20 +08:00
a158b87d9f rtio: collapse zero-length intervals 2014-09-10 21:21:02 +08:00
a580d44007 rtio: ignore series of writes with the same value and add pileup detection 2014-09-09 22:02:17 +08:00
8d7591dfcf more PEP8 2014-09-05 17:06:41 +08:00
4915b4b5aa PEP8 2014-09-05 12:03:22 +08:00
9e4bc35354 soc/rtio: input support 2014-07-25 16:23:35 -06:00