2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 10:54:02 +08:00
Commit Graph

23 Commits

Author SHA1 Message Date
dhslichter
141edb521a qc2: swap SPI/TTL, all TTL lines are now In+Out compatible 2016-05-19 10:42:03 +08:00
dhslichter
f395a630e0 Updated qc2 pinouts for SPI and 2x DDS bus, update docs 2016-04-13 18:38:34 +08:00
05317a9259 manual: QC2 FMC voltage 2016-03-31 10:47:16 +08:00
878ab9a39b manual: document DDS and SPI RTIO channels 2016-03-10 22:38:49 +08:00
f0b0b1bac7 support for multiple DDS buses (untested) 2016-03-09 17:12:50 +08:00
f33baf339f pipistrello: drop ttls on pmod, add leds back in 2016-03-08 23:34:51 +01:00
f39208c95a pipistrello: try with fewer leds/pmod ttl 2016-03-08 22:10:47 +01:00
104d641c59 pipistrello: move the spi channel like kc705 2016-03-08 13:30:05 +01:00
40c1cde2e2 doc: kc705.clock: add spi bus mappings (closes #321) 2016-03-08 13:28:32 +01:00
9898cb14db doc: add pipistrello spi bus 2016-03-08 13:18:55 +01:00
e23e91f8ac doc: add pipistrello pmod ttl channels 2016-03-08 13:13:33 +01:00
2770d9c729 doc: I2C/QC2 2016-03-05 19:02:03 +08:00
2cc1dfaee3 kc705: move ttl channels together again, update doc 2016-03-01 19:40:32 +01:00
5fad570f5e targets/kc705-nist_clock: add clock generator on LA32 for testing purposes 2016-03-01 00:35:26 +08:00
0151ac55ff ppp: update documentation 2016-01-25 12:29:05 -07:00
fa1afb7dd8 add information about CLOCK hardware 2016-01-20 21:06:02 -05:00
179c50480f frontend: split coretool into coreconfig, corelog and coreanalyzer 2015-12-24 18:51:11 +08:00
whitequark
9fc7a42036 pipistrello: expose LED{1..4} as RTIO channels. 2015-11-23 18:26:45 +08:00
ef487ee8b0 doc: more updates for dataset API 2015-10-13 18:45:04 +08:00
d4f42e33e6 doc: clarify hw support 2015-08-21 13:33:23 +08:00
178816243c doc/core_device: update, add KC705 QC1 TTL table 2015-08-18 16:04:27 +08:00
16af80ca3e doc: add core device explanation 2015-08-08 22:59:53 +08:00
c0030406c3 doc: core device page 2015-08-08 21:24:13 +08:00