|
|
0e1120d266
|
FPGA: modify pin connections for convenient layout routing; PCB: finish FPGA IO, FSMC, ADC BUS, Power routing
|
2021-06-25 16:57:46 +08:00 |
|
|
|
2a31c8b3f3
|
PCB: finish LVDS routing
|
2021-06-24 15:43:31 +08:00 |
|
|
|
37941bfc2c
|
PCB: finalize component positions and define board shape
|
2021-06-22 17:14:32 +08:00 |
|
|
|
6535ff5423
|
LVDS&IO: add fpga flash config; all: fix connection bugs; PCB: initialize component positions and layout
|
2021-06-22 16:34:02 +08:00 |
|
|
|
1df738664f
|
all: update gitignore; remove redundant files
|
2021-06-22 09:44:50 +08:00 |
|
|
|
b740887ac2
|
HighSpeedADC: fix chip rotation bug, remove SMA connector; all: fix BJT base resistors; Power: remove DC jack; LVDS&IO: replace IDC header with dupont
|
2021-06-21 17:06:36 +08:00 |
|
|
|
982fefd6b5
|
all: update gitigore to fix symbol and footpin bugs; replace messy libs into one
|
2021-06-21 16:05:17 +08:00 |
|
|
|
327abdeb24
|
CurrentSensor: fix bugs and replace opamp with current senser
|
2021-06-21 15:10:25 +08:00 |
|
|
|
9bcc9a229b
|
TestAutomation: replace messy wires with bus
|
2021-06-21 12:10:31 +08:00 |
|
|
|
45940c1ac8
|
all: finish routing
|
2021-06-18 16:13:42 +08:00 |
|
|
|
9c10edde19
|
CurrentSensor: add mid point voltage reference; FPGA: fix pinout
|
2021-06-18 14:24:15 +08:00 |
|
|
|
0cebd6ed2b
|
LVDS: add LVDS ports; all: add LEDs
|
2021-06-18 11:30:16 +08:00 |
|
|
|
74f4fc201a
|
FPGA: add GPIO and ADC parallel port
|
2021-06-18 10:27:05 +08:00 |
|
|
|
9a62476f9e
|
MCU: finish connectors
|
2021-06-17 17:33:12 +08:00 |
|
|
|
4123caa996
|
all: add gitignore; remove redundant files from repo; optimize file name style
|
2021-06-17 15:49:24 +08:00 |
|
|
|
6cee2d0419
|
Current_Senser: add current sampling; all: optimize +3.3VA
|
2021-06-17 15:30:51 +08:00 |
|
|
|
9f7ffb7754
|
docs: remove unused Chinese docs
|
2021-06-17 11:12:40 +08:00 |
|
|
|
dfe4255a21
|
MCU: finish FSMC, PWM
|
2021-06-17 10:52:33 +08:00 |
|
|
|
fc8c667020
|
Power: fix hierarchical and global label
|
2021-06-16 17:32:33 +08:00 |
|
|
|
5b4801ff74
|
FPGA: finish EEM, I2C, CFG, SPI FLASH
|
2021-06-16 17:32:33 +08:00 |
|
|
|
fc2cb47610
|
all: map symbol and footpins
|
2021-06-16 17:32:33 +08:00 |
|
|
|
24471104a5
|
Analog_LVDS: finish ADC
|
2021-06-16 17:32:33 +08:00 |
|
|
|
66188cd3ad
|
Ethernet: finish ethernet controller and PoE input
|
2021-06-16 17:32:33 +08:00 |
|
|
|
e28d01d115
|
PowerSupply: finish power supply part: 12V --(DCDC)--> 6.5V --(LDO)--> 5V+3.3V+2.5V+1.2V
|
2021-06-16 17:32:33 +08:00 |
|
|
|
83bc618f77
|
PowerSupply: finish PoE and 12V input schematic
|
2021-06-16 17:32:32 +08:00 |
|
|
|
232af06c28
|
components confirmed; datasheet collected; framework finished
|
2021-06-16 17:32:32 +08:00 |
|
|
|
da19dad9cd
|
init project
|
2021-06-16 17:31:36 +08:00 |
|
