|
|
5803ac9998
|
gateware: add Zotino SPI to NIST CLOCK target
|
2017-10-23 15:04:30 +08:00 |
|
|
|
c7de233208
|
Merge Sayma SAWG changes (untested)
See #798
* sinara:
conda: bump migen
sayma_amc: SAWG (untested)
sayma_rtm: make build dir
conda: jesd204b 0.4
|
2017-09-29 21:01:02 +02:00 |
|
|
|
b4c52c34f7
|
Merge branch 'sinara'
|
2017-09-30 01:11:16 +08:00 |
|
|
|
5e3cc83842
|
sayma_amc: SAWG (untested)
|
2017-09-27 18:44:35 +02:00 |
|
|
|
2604806512
|
sayma_rtm: make build dir
|
2017-09-27 18:35:46 +02:00 |
|
|
|
7249f151a5
|
targets/kc705_drtio_satellite: add missing shebang line
|
2017-09-19 20:48:12 +08:00 |
|
Florent Kermarrec
|
2091c7696a
|
artiq/gateware/targets/sayma_amc_standalone: fix serwb_pll vco_div and serwb_phy mode
|
2017-09-06 09:18:12 +02:00 |
|
|
|
0a5904bbaa
|
firmware: support for multiple JESD DACs
|
2017-08-31 13:05:48 +08:00 |
|
|
|
a4144a07c4
|
sayma_amc: add converter SPI config defines
|
2017-08-31 13:04:38 +08:00 |
|
|
|
bacf8a1614
|
style
|
2017-08-31 12:52:09 +08:00 |
|
|
|
ad0a940e2d
|
sayma_rtm: hook up DAC SPI
|
2017-08-31 11:48:54 +08:00 |
|
|
|
f765dc50de
|
sayma_rtm: do not keep DACs in reset
|
2017-08-31 11:44:33 +08:00 |
|
|
|
a67659338d
|
sayma: clean up serwb comments
|
2017-08-31 11:42:01 +08:00 |
|
Florent Kermarrec
|
9650233007
|
gateware/serwb: change serdes clock domain to serwb_serdes
|
2017-08-30 15:44:44 +02:00 |
|
Florent Kermarrec
|
32ca51faee
|
gateware/targets/sayma_amc_standalone/rtm: use new serwb modules
|
2017-08-30 15:25:20 +02:00 |
|
Florent Kermarrec
|
60ad36e7d6
|
gateware/serwb: generate wishbone error on wishbone slave when access while link is not ready
|
2017-08-29 13:43:26 +02:00 |
|
|
|
26a11a296c
|
sayma_rtm: drive DAC control signals
|
2017-08-26 16:57:02 -07:00 |
|
|
|
d609c67cbd
|
sayma_rtm: set clock mux pins
|
2017-08-26 16:48:10 -07:00 |
|
|
|
9194402ea5
|
sayma_rtm: expose HMC SPI bus
|
2017-08-26 16:31:31 -07:00 |
|
|
|
dbc12540da
|
sayma_amc: register RTM CSR regions from CSV
|
2017-08-26 14:48:11 -07:00 |
|
|
|
54c75d3274
|
sayma_rtm: use CSR infrastructure, generate CSR CSV
|
2017-08-23 17:19:53 -04:00 |
|
|
|
668450db26
|
sayma_amc: add serwb
|
2017-08-21 18:11:29 -04:00 |
|
|
|
0459a70cf6
|
sayma_amc: cleanup, fix RTM UART forwarding
|
2017-08-21 16:49:42 -04:00 |
|
|
|
1f2b373d09
|
sayma_rtm: remove unnecessary serwb_control
|
2017-08-21 16:37:13 -04:00 |
|
|
|
bfea297279
|
targets: add Sayma RTM
|
2017-08-21 15:58:01 -04:00 |
|
|
|
d6b624dfbe
|
sayma_amc: connect RTM serial and second serial
|
2017-08-20 19:01:55 -04:00 |
|
|
|
bee4902323
|
add Sayma AMC standalone target
|
2017-08-20 11:47:45 -04:00 |
|
|
|
1dab7df846
|
kc705_sma_spi: fix permissions
|
2017-08-20 10:54:24 -04:00 |
|
|
|
df4f38a1e4
|
kc705: add pullup on SD card MISO
|
2017-07-24 22:26:16 +08:00 |
|
|
|
a201a9abd9
|
drtio: multilink transceiver interface
|
2017-07-18 13:27:33 +08:00 |
|
|
|
9045b4cc19
|
drtio: initial firmware support for multi-link
|
2017-07-18 00:40:21 +08:00 |
|
|
|
4deb5f6a45
|
gateware: use new MiSoC Wishbone address system
|
2017-07-13 19:16:49 +08:00 |
|
mntng
|
40ca951750
|
kc705: add SPI bus for memory card
This will be useful for SPI unit tests using a SD card as victim.
|
2017-07-12 00:27:44 +08:00 |
|
|
|
ff0da2c9fc
|
sawg: stage code for y-data exchange on channels
|
2017-06-22 10:26:29 +02:00 |
|
|
|
74cf074538
|
drtio: remove sawg_3g from example targets, add converter SPI bus from FMC-EBZ at all times
|
2017-06-21 17:01:52 +08:00 |
|
|
|
bfc224d4ba
|
phaser: adjust to new jesd
|
2017-05-22 19:59:53 +02:00 |
|
|
|
679060af1d
|
phaser: enable dma
|
2017-05-22 19:32:34 +02:00 |
|
|
|
9ab63920e0
|
Remove Pipistrello support
Closes #658
Closes #381
|
2017-05-15 17:17:44 +08:00 |
|
|
|
170d2886fd
|
Merge branch 'pdq'
* pdq:
pdq: documentation
pdq2 -> pdq
pdq2: use 16 bit data, buffered read_mem()
spi: style
pdq2: mem_read
pdq2: align subsequent writes to end
sma_spi: undo cri_con
pdq2: memory write, kernel_invariants
sma_spi: cri/cd changes
sma_spi: LVCMOS25
coredevice.spi: kernel invariants and style
sma_spi: free up user_sma pins
sma_spi: add demo target with SPI on four SMA
pdq2: memory write
pdq2: crc/frame register accessors
doc: pdq2 spi backend
pdq2: config writes
|
2017-05-12 11:46:45 +02:00 |
|
Florent Kermarrec
|
79c339d4ac
|
gateware/targets/phaser: jesd core now handles jsync completely
|
2017-04-26 22:25:08 +02:00 |
|
Florent Kermarrec
|
0546affd4c
|
gateware/target/phaser: jesd start signal renamed to jsync
|
2017-04-26 12:27:40 +02:00 |
|
|
|
ed8edf318d
|
sma_spi: undo cri_con
|
2017-04-08 17:19:35 +02:00 |
|
|
|
16b7f8f50c
|
sma_spi: cri/cd changes
|
2017-04-08 17:16:19 +02:00 |
|
|
|
1e6e81a19e
|
sma_spi: LVCMOS25
|
2017-04-08 17:16:19 +02:00 |
|
|
|
555b3c38c1
|
sma_spi: free up user_sma pins
|
2017-04-08 17:16:19 +02:00 |
|
|
|
2c7c6143ab
|
sma_spi: add demo target with SPI on four SMA
|
2017-04-08 17:16:19 +02:00 |
|
|
|
674bf82f3a
|
gateware: add cri_con CSRs to all DMA-capable targets
|
2017-04-06 01:14:09 +08:00 |
|
whitequark
|
464202d0aa
|
gateware: connect CRI switch to kernel CPU.
|
2017-04-05 16:10:53 +00:00 |
|
whitequark
|
391660e545
|
gateware: simplify the CRI arbiter to use a plain mux.
|
2017-04-05 15:09:19 +00:00 |
|
|
|
28211e0b32
|
gateware: reset RTIO DMA core when kernel CPU is reset
|
2017-03-31 15:35:28 +08:00 |
|
