zynq-rs/libboard_zynq/src/ddr/mod.rs

338 lines
11 KiB
Rust
Raw Normal View History

use libregister::{RegisterR, RegisterW, RegisterRW};
2020-05-01 12:27:43 +08:00
use log::{debug, info, error};
2019-10-31 08:30:04 +08:00
use crate::{print, println};
2020-04-03 06:17:25 +08:00
use super::slcr::{self, DdriobVrefSel};
use super::clocks::{Clocks, source::{DdrPll, ClockSource}};
2019-10-22 04:12:10 +08:00
mod regs;
2019-10-26 05:19:34 +08:00
#[cfg(feature = "target_zc706")]
2019-10-24 07:24:12 +08:00
/// Micron MT41J256M8HX-15E: 667 MHz DDR3
2019-10-22 04:12:10 +08:00
const DDR_FREQ: u32 = 666_666_666;
2019-10-26 05:19:34 +08:00
#[cfg(feature = "target_cora_z7_10")]
2019-10-28 07:43:09 +08:00
/// Micron MT41K256M16HA-125: 800 MHz DDR3L, max supported 533 MHz
const DDR_FREQ: u32 = 525_000_000;
2019-10-26 05:19:34 +08:00
/// MT41K256M16HA-125
const DCI_FREQ: u32 = 10_000_000;
2019-10-22 04:12:10 +08:00
2019-10-26 01:09:54 +08:00
pub struct DdrRam {
regs: &'static mut regs::RegisterBlock,
}
2019-10-22 04:12:10 +08:00
impl DdrRam {
pub fn new() -> Self {
2019-10-28 07:43:09 +08:00
let clocks = Self::clock_setup();
Self::calibrate_iob_impedance(&clocks);
2019-10-24 07:24:12 +08:00
Self::configure_iob();
2019-10-26 01:09:54 +08:00
let regs = unsafe { regs::RegisterBlock::new() };
let mut ddr = DdrRam { regs };
ddr.configure();
2019-10-26 01:09:54 +08:00
ddr.reset_ddrc();
ddr
2019-10-22 04:12:10 +08:00
}
2019-10-24 07:24:12 +08:00
/// Zynq-7000 AP SoC Technical Reference Manual:
/// 10.6.1 DDR Clock Initialization
fn clock_setup() -> Clocks {
DdrPll::setup(2 * DDR_FREQ);
let clocks = Clocks::get();
let ddr3x_clk_divisor = 2;
let ddr2x_clk_divisor = 3;
2020-05-01 12:27:43 +08:00
debug!("DDR 3x/2x clocks: {}/{}", clocks.ddr / u32::from(ddr3x_clk_divisor), clocks.ddr / u32::from(ddr2x_clk_divisor));
slcr::RegisterBlock::unlocked(|slcr| {
slcr.ddr_clk_ctrl.write(
slcr::DdrClkCtrl::zeroed()
.ddr_2xclkact(true)
.ddr_3xclkact(true)
.ddr_2xclk_divisor(ddr2x_clk_divisor)
.ddr_3xclk_divisor(ddr3x_clk_divisor)
);
});
2019-10-28 07:43:09 +08:00
clocks
2019-10-22 04:12:10 +08:00
}
2019-10-24 07:24:12 +08:00
/// Zynq-7000 AP SoC Technical Reference Manual:
/// 10.6.2 DDR IOB Impedance Calibration
fn calibrate_iob_impedance(clocks: &Clocks) {
let divisor0 = ((DCI_FREQ - 1 + clocks.ddr) / DCI_FREQ)
.max(1).min(63) as u8;
2020-03-25 20:02:55 +08:00
let divisor1 = ((DCI_FREQ - 1 + clocks.ddr) / DCI_FREQ / u32::from(divisor0))
.max(1).min(63) as u8;
2020-05-01 12:27:43 +08:00
debug!("DDR DCI clock: {} Hz", clocks.ddr / u32::from(divisor0) / u32::from(divisor1));
slcr::RegisterBlock::unlocked(|slcr| {
// Step 1.
slcr.dci_clk_ctrl.write(
slcr::DciClkCtrl::zeroed()
.clkact(true)
.divisor0(divisor0)
.divisor1(divisor1)
);
// Step 2.a.
slcr.ddriob_dci_ctrl.modify(|_, w|
w.reset(false)
);
slcr.ddriob_dci_ctrl.modify(|_, w|
w.reset(true)
);
// Step 3.b. for DDR3/DDR3L
slcr.ddriob_dci_ctrl.modify(|_, w|
w.nref_opt1(0)
.nref_opt2(0)
.nref_opt4(1)
.pref_opt1(0)
.pref_opt2(0)
);
// Step 2.c.
slcr.ddriob_dci_ctrl.modify(|_, w|
w.update_control(false)
);
// Step 2.d.
slcr.ddriob_dci_ctrl.modify(|_, w|
w.enable(true)
);
// Step 2.e.
while ! slcr.ddriob_dci_status.read().done() {}
});
}
2019-10-24 07:24:12 +08:00
/// Zynq-7000 AP SoC Technical Reference Manual:
/// 10.6.3 DDR IOB Configuration
fn configure_iob() {
slcr::RegisterBlock::unlocked(|slcr| {
let addr_config = slcr::DdriobConfig::zeroed()
.output_en(slcr::DdriobOutputEn::Obuf);
slcr.ddriob_addr0.write(addr_config.clone());
slcr.ddriob_addr1.write(addr_config);
2020-03-25 20:02:55 +08:00
#[cfg(feature = "target_zc706")]
let data0_config = slcr::DdriobConfig::zeroed()
.inp_type(slcr::DdriobInputType::VrefDifferential)
.term_en(true)
.dci_type(slcr::DdriobDciType::Termination)
.output_en(slcr::DdriobOutputEn::Obuf);
#[cfg(feature = "target_zc706")]
let data1_config = data0_config.clone();
#[cfg(feature = "target_cora_z7_10")]
let data0_config = slcr::DdriobConfig::zeroed()
.inp_type(slcr::DdriobInputType::VrefDifferential)
.term_en(true)
.dci_type(slcr::DdriobDciType::Termination)
.output_en(slcr::DdriobOutputEn::Obuf);
2020-03-25 20:02:55 +08:00
#[cfg(feature = "target_cora_z7_10")]
let data1_config = slcr::DdriobConfig::zeroed()
.pullup_en(true);
slcr.ddriob_data0.write(data0_config);
slcr.ddriob_data1.write(data1_config);
2020-03-25 20:02:55 +08:00
#[cfg(feature = "target_zc706")]
let diff0_config = slcr::DdriobConfig::zeroed()
.inp_type(slcr::DdriobInputType::Differential)
.term_en(true)
.dci_type(slcr::DdriobDciType::Termination)
.output_en(slcr::DdriobOutputEn::Obuf);
#[cfg(feature = "target_zc706")]
let diff1_config = diff0_config.clone();
#[cfg(feature = "target_cora_z7_10")]
let diff0_config = slcr::DdriobConfig::zeroed()
.inp_type(slcr::DdriobInputType::Differential)
.term_en(true)
.dci_type(slcr::DdriobDciType::Termination)
.output_en(slcr::DdriobOutputEn::Obuf);
2020-03-25 20:02:55 +08:00
#[cfg(feature = "target_cora_z7_10")]
let diff1_config = slcr::DdriobConfig::zeroed()
.pullup_en(true);
slcr.ddriob_diff0.write(diff0_config);
slcr.ddriob_diff1.write(diff1_config);
slcr.ddriob_clock.write(
slcr::DdriobConfig::zeroed()
.output_en(slcr::DdriobOutputEn::Obuf)
);
unsafe {
// Not documented in Technical Reference Manual
slcr.ddriob_drive_slew_addr.write(0x0018C61C);
slcr.ddriob_drive_slew_data.write(0x00F9861C);
slcr.ddriob_drive_slew_diff.write(0x00F9861C);
slcr.ddriob_drive_slew_clock.write(0x00F9861C);
}
// Enable external V[REF]
2020-03-25 20:02:55 +08:00
#[cfg(feature = "target_cora_z7_10")]
slcr.ddriob_ddr_ctrl.modify(|_, w| w
.vref_int_en(false)
.vref_ext_en_lower(true)
.vref_ext_en_upper(false)
);
#[cfg(feature = "target_zc706")]
slcr.ddriob_ddr_ctrl.modify(|_, w| w
2020-04-03 06:17:25 +08:00
.vref_int_en(true)
.vref_sel(DdriobVrefSel::Vref0_75V)
.vref_ext_en_lower(false)
.vref_ext_en_upper(false)
);
});
2019-10-24 07:24:12 +08:00
}
fn configure(&mut self) {
self.regs.dram_param0.write(
regs::DramParam0::zeroed()
.t_rc(0x1b)
.t_rfc_min(0x56)
.post_selfref_gap_x32(0x10)
);
self.regs.dram_param2.write(
regs::DramParam2::zeroed()
.write_latency(0x5)
.rd2wr(0x7)
.wr2rd(0xe)
.t_xp(0x4)
.pad_pd(0x0)
.rd2pre(0x4)
.t_rcd(0x7)
);
self.regs.dram_emr_mr.write(
regs::DramEmrMr::zeroed()
.mr(0x930)
.emr(0x4)
);
self.regs.phy_cmd_timeout_rddata_cpt.modify(
|_, w| w
.rd_cmd_to_data(0x0)
.wr_cmd_to_data(0x0)
.we_to_re_delay(0x8)
.rdc_fifo_rst_disable(false)
.use_fixed_re(true)
.rdc_fifo_rst_err_cnt_clr(false)
.dis_phy_ctrl_rstn(false)
.clk_stall_level(false)
.gatelvl_num_of_dq0(0x7)
.wrlvl_num_of_dq0(0x7)
);
self.regs.reg_2c.write(
regs::Reg2C::zeroed()
.wrlvl_max_x1024(0xfff)
.rdlvl_max_x1024(0xfff)
.twrlvl_max_error(false)
.trdlvl_max_error(false)
.dfi_wr_level_en(true)
.dfi_rd_dqs_gate_level(true)
.dfi_rd_data_eye_train(true)
);
self.regs.dfi_timing.write(
regs::DfiTiming::zeroed()
.rddata_en(0x6)
.ctrlup_min(0x3)
.ctrlup_max(0x40)
);
self.regs.phy_init_ratio3.write(
regs::PhyInitRatio::zeroed()
.wrlvl_init_ratio(0x21)
.gatelvl_init_ratio(0xee)
);
self.regs.reg_65.write(
regs::Reg65::zeroed()
.wr_rl_delay(0x2)
.rd_rl_delay(0x4)
.dll_lock_diff(0xf)
.use_wr_level(true)
.use_rd_dqs_gate_level(true)
.use_rd_data_eye_level(true)
.dis_calib_rst(false)
.ctrl_slave_delay(0x0)
);
}
/// Reset DDR controller
2019-10-26 01:09:54 +08:00
fn reset_ddrc(&mut self) {
#[cfg(feature = "target_zc706")]
unsafe {
// row/column address bits
self.regs.dram_addr_map_bank.write(0x00000777);
self.regs.dram_addr_map_col.write(0xFFF00000);
self.regs.dram_addr_map_row.write(0x0F666666);
}
#[cfg(feature = "target_zc706")]
let width = regs::DataBusWidth::Width32bit;
#[cfg(feature = "target_cora_z7_10")]
let width = regs::DataBusWidth::Width16bit;
2020-04-03 06:17:25 +08:00
self.regs.ddrc_ctrl.modify(|_, w| w
.soft_rstb(false)
.powerdown_en(false)
.data_bus_width(width)
);
2019-10-26 01:09:54 +08:00
self.regs.ddrc_ctrl.modify(|_, w| w
.soft_rstb(true)
.powerdown_en(false)
.data_bus_width(width)
);
2019-10-26 01:09:54 +08:00
while self.status() == regs::ControllerStatus::Init {}
}
pub fn status(&self) -> regs::ControllerStatus {
self.regs.mode_sts.read().operating_mode()
}
2019-10-26 05:19:34 +08:00
2019-10-31 08:30:04 +08:00
pub fn ptr<T>(&mut self) -> *mut T {
2019-10-28 03:38:06 +08:00
0x0010_0000 as *mut _
2019-10-26 05:19:34 +08:00
}
/// actually there's 1 MB more but starting at 0x0000_0000
/// overlaps with OCM.
2019-10-26 05:19:34 +08:00
pub fn size(&self) -> usize {
2019-10-28 03:38:06 +08:00
#[cfg(feature = "target_zc706")]
2020-05-09 08:53:58 +08:00
let megabytes = 1023;
2019-10-28 03:38:06 +08:00
#[cfg(feature = "target_cora_z7_10")]
2019-10-31 08:21:38 +08:00
let megabytes = 511;
2019-10-28 03:38:06 +08:00
megabytes * 1024 * 1024
2019-10-26 05:19:34 +08:00
}
pub fn memtest(&mut self) {
let slice = unsafe {
core::slice::from_raw_parts_mut(self.ptr(), self.size())
};
2019-10-31 08:30:04 +08:00
let patterns: &'static [u32] = &[0xffff_ffff, 0x5555_5555, 0xaaaa_aaaa, 0];
2019-10-26 05:19:34 +08:00
let mut expected = None;
for (i, pattern) in patterns.iter().enumerate() {
2020-05-01 07:45:52 +08:00
info!("memtest phase {} (status: {:?})", i, self.status());
2019-10-26 05:19:34 +08:00
2020-05-09 08:53:58 +08:00
for megabyte in 0..slice.len() / (1024 * 1024) {
2019-10-31 08:30:04 +08:00
let start = megabyte * 1024 * 1024 / 4;
2020-07-07 01:46:18 +08:00
let end = (megabyte + 1) * 1024 * 1024 / 4;
2019-10-31 08:30:04 +08:00
for b in slice[start..end].iter_mut() {
expected.map(|expected| {
let read: u32 = *b;
if read != expected {
2020-05-01 07:45:52 +08:00
error!("{:08X}: expected {:08X}, read {:08X}", b as *mut _ as usize, expected, read);
2019-10-31 08:30:04 +08:00
}
});
*b = *pattern;
2019-10-26 05:19:34 +08:00
}
2019-10-31 08:30:04 +08:00
print!("\r{} MB", megabyte);
2019-10-26 05:19:34 +08:00
}
2019-10-31 08:30:04 +08:00
println!(" Ok");
2019-10-26 05:19:34 +08:00
expected = Some(*pattern);
}
}
2019-10-22 04:12:10 +08:00
}