Vadim Kaushan
|
707f51f46e
|
Fix docs
|
2020-06-14 14:45:10 +03:00 |
|
Vadim Kaushan
|
a131c16360
|
Remove unused dependencies
|
2020-06-14 14:22:50 +03:00 |
|
Vadim Kaushan
|
b4546d1827
|
Remove asm and interrupt modules
|
2020-06-14 14:17:55 +03:00 |
|
Vadim Kaushan
|
9bf5caafc2
|
Remove #![deny(warnings)] (anti-pattern)
|
2020-06-14 14:16:26 +03:00 |
|
Vadim Kaushan
|
7d4919a67c
|
Add MSRV policy
|
2019-03-17 17:29:48 +03:00 |
|
Vadim Kaushan
|
799cdaf6d2
|
Fix docs
|
2019-03-17 17:28:05 +03:00 |
|
Vadim Kaushan
|
16fdb16730
|
Update docs
|
2019-01-24 17:20:23 +03:00 |
|
Vadim Kaushan
|
ac1cba597a
|
Fix RISC-V name
https://riscv.org/risc-v-trademark-usage/
|
2019-01-24 17:19:32 +03:00 |
|
Vadim Kaushan
|
41378757c0
|
Do not require const-fn and asm features
|
2019-01-23 01:29:54 +03:00 |
WangRunji
|
8776d30d3b
|
add S-Mode registers
- use macros to simplify CSR ops
- use crate 'bit_field' to make bits operation clear
|
2018-11-09 22:42:46 +08:00 |
David Craven
|
7db0e71060
|
New api.
|
2018-03-27 20:17:44 +02:00 |
|
David Craven
|
e864581828
|
Initial commit.
|
2017-09-19 16:23:35 +02:00 |