M-Labs/vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix docs

Browse Source
This commit is contained in:
Vadim Kaushan 2020-06-14 14:39:24 +03:00
parent 426fc067b4
commit 707f51f46e
No known key found for this signature in database
GPG Key ID: A501C5DF67C05C4E
1 changed files with 1 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
src/lib.rs
View File

@ -1,19 +1,4 @@
//! Low level access to RISC-V processors
//!
//! # Minimum Supported Rust Version (MSRV)
//!
//! This crate is guaranteed to compile on stable Rust 1.30 and up. It *might*
//! compile with older versions but that may change in any new patch release.
//! Note that `riscv64imac-unknown-none-elf` and `riscv64gc-unknown-none-elf` targets
//! are not supported on stable yet.
//!
//! # Features
//!
//! This crate provides:
//!
//! - Access to core registers like `mstatus` or `mcause`.
//! - Interrupt manipulation mechanisms.
//! - Wrappers around assembly instructions like `WFI`.
//! Low level access to VexRiscv RISC-V cores
#![no_std]
#![cfg_attr(feature = "inline-asm", feature(asm))]