Commit Graph

18 Commits

Author SHA1 Message Date
800569780c transfer data over TCP 2022-08-30 18:55:33 +08:00
13a44fc185 dma: work around BRAM->AXI Xilinx insanity 2022-08-30 16:41:45 +08:00
ec417eaf1e dma: fix/improve logic 2022-08-30 16:39:35 +08:00
39b9563d2e typo 2022-08-30 16:38:41 +08:00
8a93f74c70 clock system with ADC clock 2022-08-29 22:43:51 +08:00
2beeb713b4 remove obsolete file 2022-08-29 22:18:16 +08:00
77f727e71e stop driving FCLK 2022-08-29 22:16:03 +08:00
3855b61dfb move to flakes 2022-08-29 22:14:58 +08:00
bd6fccf0ea update firmware dependencies 2022-08-29 20:50:01 +08:00
bf13e9f7c3 ADC DMA complete, not working for obscure reason 2020-10-25 18:58:33 +08:00
461c722975 update dependencies 2020-10-25 15:20:32 +08:00
2c588992c5 DMA demo 2020-10-25 15:16:03 +08:00
e6bad44e83 remove unnecessary ARTIQ build dependency 2020-10-15 16:53:37 +08:00
d00a83c5eb shell.nix: add artiq-netboot 2020-10-15 16:16:03 +08:00
25dd7be254 rename sd target 2020-10-15 15:53:53 +08:00
e628928dca fix logging 2020-10-15 15:39:50 +08:00
42c0c16648 infrastructure fixes 2020-10-14 21:34:49 +08:00
51c4de4347 initial commit 2020-10-14 15:56:10 +08:00