 Donald Sebastian Leung
|
1d5ee12431
|
Measure completion time for each unbounded proof
|
2020-11-11 13:59:40 +08:00 |
|
Donald Sebastian Leung
|
d5a83a65c8
|
Amend assertion; add unbounded proof for 8 lanes
|
2020-11-10 17:12:49 +08:00 |
|
Donald Sebastian Leung
|
7b87d8012c
|
Add unbounded proof for 2 lanes
|
2020-11-10 13:00:18 +08:00 |
|
Donald Sebastian Leung
|
96e7a79502
|
Remove assertions involving invalid inputs
|
2020-11-10 12:53:30 +08:00 |
|
Donald Sebastian Leung
|
2d801d1aef
|
Add unbounded proof for output network with 4 lanes
|
2020-11-09 11:47:47 +08:00 |
|
Donald Sebastian Leung
|
8b2351d9a7
|
Add and verify new assertions for sorting network with BMC
|
2020-11-05 16:34:53 +08:00 |
|
Donald Sebastian Leung
|
7875c1dcd5
|
Propose new assertions for sorting network (to be implemented)
|
2020-11-05 11:35:00 +08:00 |
|
Donald Sebastian Leung
|
ffc74fbb85
|
Remove assertions from within sorting network itself
|
2020-11-04 12:28:05 +08:00 |
|
Donald Sebastian Leung
|
b9481cecf5
|
Reduce lane count to 4 for easier debugging
|
2020-10-20 11:40:19 +08:00 |
|
Donald Sebastian Leung
|
5011245007
|
Increase BMC depth for sorting network assertions
|
2020-10-16 13:41:38 +08:00 |
|
Donald Sebastian Leung
|
036c91539b
|
Start preparing assertions for sorting network
|
2020-10-16 12:18:09 +08:00 |