Reduce lane count to 4 for easier debugging

This commit is contained in:
Donald Sebastian Leung 2020-10-20 11:40:19 +08:00
parent 577a8083f1
commit b9481cecf5
1 changed files with 1 additions and 1 deletions

View File

@ -11,7 +11,7 @@ class OutputNetworkTestCase(FHDLTestCase):
def verify(self):
# Bounded model check
self.assertFormal(
OutputNetwork(16, 2, [("data", 32), ("channel", 3)], fv_mode=True),
OutputNetwork(4, 2, [("data", 32), ("channel", 3)], fv_mode=True),
mode="bmc", depth=40)
# TODO: unbounded proof