2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-21 09:26:29 +08:00
Commit Graph

23 Commits

Author SHA1 Message Date
53c6339307 runtime: break ttl-specific functions from rtio 2015-05-08 16:20:12 +08:00
a36c51eb83 DDS over RTIO (batch mode not supported yet) 2015-05-08 14:44:39 +08:00
a61d701d47 rtio: decouple PHY reset from logic reset 2015-05-02 11:47:11 +08:00
4c10182c9f rtio: refactor, use rtlink 2015-04-14 19:44:45 +08:00
44304a33b2 soc,runtime: define RTIO FUD channel number in targets 2015-04-09 00:35:11 +08:00
7a1d60ee15 coredevice,runtime,language: add parameters to runtime exceptions, include information with RTIO errors 2015-03-13 14:55:18 +01:00
cd587e4f12 rtio: do housekeeping in gateware 2014-12-01 17:32:36 +08:00
99d530e498 targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA 2014-12-01 17:31:35 +08:00
50e0bf3280 rtio: optimize flag handling 2014-12-01 14:29:50 +08:00
1f6441948d more TTL channels and larger input FIFOs on Papilio Pro 2014-11-30 15:50:57 +08:00
901073acf3 asynchronous RTIO 2014-11-30 00:13:54 +08:00
1780759327 dds: phase control (mostly untested) 2014-11-20 12:32:56 -08:00
5105b88302 rtio: raise input overflow exception 2014-10-21 23:41:02 +08:00
9a14081031 rtio: add pileup count reporting 2014-10-21 23:14:01 +08:00
d22c30650d rtio: add timestamp function 2014-10-14 15:54:10 +08:00
7d48ef263a soc/runtime: fix RTIO sequence error detection on FUD 2014-10-14 12:47:04 +08:00
1c24a5971b rtio: error recovery 2014-10-10 20:12:22 +08:00
e263b63527 soc/runtime: raise underflow exception for replace and DDS FUD operations 2014-09-26 17:24:45 +08:00
f4d6bfc094 soc/runtime: raise exception on RTIO underflow 2014-09-25 12:55:50 +08:00
f529361c8b runtime: add rtio_oe and rtio_get syscalls 2014-09-14 23:30:33 +08:00
10d796e026 runtime: add rtio_replace syscall 2014-09-11 23:14:45 +08:00
4915b4b5aa PEP8 2014-09-05 12:03:22 +08:00
a579b105b6 soc/runtime: split main.c, add gcd64 2014-08-28 16:56:48 +08:00