M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity
4,190 Commits 13 Branches 35 Tags 25 MiB
Commit Graph

4190 Commits

Author SHA1 Message Date
Robert Jördens 89150c9817 phaser: 10G line rate 2016-10-14 00:53:38 +02:00
Sebastien Bourdeauducq 08e4aa3e3f drtio: GTX WIP 2016-10-14 00:36:13 +08:00
Sebastien Bourdeauducq c548a65ec3 drtio: clock domains 2016-10-14 00:34:59 +08:00
Robert Jördens 42c6658ffe phaser: add some more blinking leds 2016-10-13 15:21:27 +02:00
Robert Jördens 6a456bd7d4 phaser: feed correct sink (crucial) 2016-10-13 15:17:38 +02:00
Robert Jördens b1137563b3 phaser: cleanup dac_setup 2016-10-13 15:02:42 +02:00
Robert Jördens 4c7c479c94 ad9154: add mirrored bits 2016-10-13 15:02:18 +02:00
Robert Jördens c8e45ae3f6 phaser: cleanup jesd phy instantiation a bit 2016-10-13 14:43:24 +02:00
Robert Jördens 01bfe54dde phaser: actually enable stpl 2016-10-13 14:09:29 +02:00
Robert Jördens 78a41eec8f phaser: kc705: syntax 2016-10-13 12:38:32 +02:00
Florent Kermarrec af0e8582a2 phaser: use new jesd clocking 2016-10-13 11:51:06 +02:00
David Nadlinger e037d167f4 language: Add "A" (ampere) as well-known unit for arguments 
Signed-off-by: David Nadlinger <code@klickverbot.at>
 2016-10-13 12:22:01 +08:00
Robert Jördens 81511feab8 phaser: README: specify versions 2016-10-12 17:13:06 +02:00
Robert Jördens 290498aca0 conda: misoc 0.4 (csr) 2016-10-12 16:34:19 +02:00
Robert Jördens 9c8b21b3f4 phaser: let link settle a bit longer before starting 2016-10-12 16:13:34 +02:00
Robert Jördens 9880b1ebd0 phaser: update README 2016-10-12 16:01:07 +02:00
Robert Jördens 0d1ed247e2 phaser: tweak sawg example 2016-10-12 16:01:07 +02:00
Robert Jördens 2d14864c6d Revert "phaser: 500 MHz dacclock" 
This reverts commit 5f737bef76.
 2016-10-12 16:01:07 +02:00
Florent Kermarrec 12b8598b84 stpl: fix byte ordering 2016-10-12 15:59:27 +02:00
Robert Jördens 9644a3a362 ad9154: mix mode addr, digital gain must be on 2016-10-12 15:00:53 +02:00
Robert Jördens 4376ef5615 phaser: slow down spi a bit 2016-10-12 14:37:43 +02:00
Robert Jördens 3f1d96b68d phaser: tweak dac_setup 2016-10-12 14:22:57 +02:00
Robert Jördens 466d1e8304 phaser: update stpl 2016-10-12 14:22:21 +02:00
Robert Jördens 5f737bef76 phaser: 500 MHz dacclock 2016-10-12 14:03:08 +02:00
Robert Jördens 3b1d5d7eb6 phaser: verify flags in dac_setup 2016-10-12 12:19:08 +02:00
Robert Jördens 1117fe191b phaser: support core stpl 2016-10-12 12:03:29 +02:00
Robert Jördens f515c11f26 phaser: fix refclk period spec 2016-10-11 20:13:34 +02:00
Robert Jördens bae5b73155 phaser: comment out stpl test 2016-10-11 19:50:19 +02:00
Robert Jördens 2b1cca2e7e phaser: stpl 2016-10-11 19:29:27 +02:00
Sebastien Bourdeauducq 018f6d1b52 drtio: implement basic IOT 2016-10-11 17:59:22 +08:00
Robert Jördens e4d1f6cf1f README_PHASER: update 2016-10-10 18:49:24 +02:00
Robert Jördens 18d18b6685 phaser: add sync ttl input for monitoring 2016-10-10 17:13:23 +02:00
Robert Jördens f5f7acc1f8 ttl_simple: add pure Input 
(no Tristate for internal signals)
 2016-10-10 17:13:23 +02:00
Robert Jördens e27228fdd5 ad9516: duty cycle correction 2016-10-10 17:13:23 +02:00
Sebastien Bourdeauducq a40b39e9a2 drtio: structure 2016-10-10 23:12:12 +08:00
Florent Kermarrec c08caae171 phaser: use qpll 2016-10-10 17:05:42 +02:00
Robert Jördens 5f7229ef92 ad9154: tweak jesd prbs test 2016-10-09 20:34:15 +02:00
Sebastien Bourdeauducq 87ec333f55 drtio: implement basic writes, errors, fifo levels on satellite 2016-10-10 00:13:41 +08:00
Robert Jördens 1f93658724 phaser/dac_setup: clear sticky bits, use syncmode=9 2016-10-07 18:54:21 +02:00
Robert Jördens 89a30b6f7c phaser: error on startup kernel 2016-10-08 00:02:38 +08:00
Robert Jördens 4e60a6ac71 phaser: tweak sawg example 2016-10-08 00:02:24 +08:00
whitequark 9c3394794e runtime: cap log level at debug. 2016-10-07 14:24:12 +00:00
Robert Jördens 1157a3a54b ad9514_status: more info 2016-10-07 15:42:46 +02:00
Robert Jördens 72932fccec phaser: fix sysref for 250 MHz sample rate 2016-10-07 15:40:00 +02:00
Robert Jördens cfd2fe8627 phaser: fix fpga deviceclock divider 2016-10-07 13:40:45 +02:00
Sebastien Bourdeauducq 23b3302200 drtio: implement TSC load in satellite 2016-10-07 19:30:53 +08:00
Robert Jördens 9b860b26e8 phaser: fix rtio pll inputs 2016-10-07 13:00:42 +02:00
Robert Jördens c846e758f1 phaser: fix startup_kernel/ceil 2016-10-07 12:57:38 +02:00
Robert Jördens 09434ec054 phaser: also adapt rtio_crg 2016-10-07 12:44:22 +02:00
Sebastien Bourdeauducq 43caffc168 drtio: self-checking echo test 2016-10-07 17:31:51 +08:00