2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-26 11:48:27 +08:00
Commit Graph

6467 Commits

Author SHA1 Message Date
9a05907b7a test_embedding: port imports and type annotations to NAC3 2022-02-26 18:47:59 +08:00
70531ae1e2 ad9910: port imports and type annotations to NAC3 2022-02-26 18:47:07 +08:00
2720bfa398 i2c: port syscalls to NAC3 2022-02-26 18:42:41 +08:00
645c4590b3 test: remove test_numpy (NAC3TODO) 2022-02-26 18:39:28 +08:00
d7c915ff7b test_cache: partially port to NAC3 2022-02-26 17:56:02 +08:00
bea7e952fa edge_counter: restore keyword arguments 2022-02-26 17:41:48 +08:00
7b02918a43 worker_impl: port to NAC3 2022-02-26 17:39:59 +08:00
2d5114f32d remove legacy compiler test 2022-02-26 16:45:12 +08:00
6388b82455 coredevice/cache: port to nac3 2022-02-26 16:28:17 +08:00
5db9bc9bd4 edge_counter: port to nac3 2022-02-26 08:55:08 +08:00
41c597a707 remove parts that won't initially be supported by nac3 2022-02-25 20:02:36 +08:00
404811cd5c Merge branch 'master' into nac3 2022-02-25 19:02:07 +08:00
2b918ac6f7 coredevice: merge pcf8574a into i2c 2022-02-25 19:01:14 +08:00
808f968617 examples/nac3devices: add sampler 2022-02-25 18:27:40 +08:00
3d66a6be5d sampler: port to nac3 2022-02-25 18:26:18 +08:00
464818da34 ad9912: exception with string is supported by nac3 2022-02-25 18:26:01 +08:00
1b80746f48 Remove outer_final
We don't need to know whether there's a outer finally block
that's already implicit in the current break and continue
target.

Signed-off-by: Michael Birtwell <michael.birtwell@oxionics.com>
2022-02-24 19:58:33 +08:00
2d6215158f Fix try/finally:while:try compilation
When we have a trys inside a loop then we want to make sure any
finallys are executed by break and continue inside this try. But
this shouldn't pull finallys defined outside the loop in to the
loop. This change resets the `outer_final` attribute when
visiting for and while loops so that this doesn't happen.

Signed-off-by: Michael Birtwell <michael.birtwell@oxionics.com>
2022-02-24 19:58:33 +08:00
f7b315d661 Merge branch 'master' into nac3 2022-02-23 11:07:26 +08:00
0da7b83176 runtime: add nac3 exception symbols 2022-02-23 11:04:53 +08:00
Steve Fan
ad656d1e53
dashboard: add device database reload action in context menu (#1853) 2022-02-22 16:18:27 +08:00
Mike Birtwell
a106ed0295
artiq_flash: don't try to make rtm_binary_dir if binary_dir unset (#1851)
Signed-off-by: Michael Birtwell <michael.birtwell@oxionics.com>
2022-02-18 18:54:17 +08:00
c8b9eed9c9 fastino: add comments about sideeffects on v0.1 2022-02-16 14:42:22 +00:00
08b65470cd fastino: robustify init()
* init() now also clear and resets more state including the interpolators.
  If not done, this PLL unlocks/locks may lead to random interpolator state
  on boot to which the CICs react badly.
* Use and expose `t_frame`
* Clarify implementation state of `read()`
2022-02-16 14:34:22 +00:00
e76df491f2 coredevice/exceptions: nac3 no longer breaks because of docstrings 2022-02-14 16:39:26 +08:00
7b56a72da0 Merge branch 'master' into nac3 2022-02-14 16:38:09 +08:00
65eab31f23 simplify board package format and artiq_flash 2022-02-14 15:54:17 +08:00
ec6c6dd988 add comments about preallocate_runtime_exception_names/EXCEPTION_ID_LOOKUP syncing 2022-02-13 13:48:05 +08:00
9f620491a9 coredevice: fix exception return handling 2022-02-13 13:32:50 +08:00
8e1ac8b844 Revert "core: remove legacy synthesized filename"
This reverts commit 92c1bc2149.
2022-02-13 13:32:20 +08:00
8aa8647ba8 coredevice: use NAC3 exception support 2022-02-13 12:51:23 +08:00
207ff918c7 coredevice: define ValueError locally
work around M-Labs/nac3#189
2022-02-13 12:50:22 +08:00
e8e1ccd4f1 coredevice/exceptions: port to NAC3 2022-02-13 12:49:09 +08:00
2616e1928d ttl: fix type error 2022-02-13 12:47:53 +08:00
92c1bc2149 core: remove legacy synthesized filename 2022-02-13 11:00:23 +08:00
f2f2e12b91 language: implemented embedding map and exception 2022-02-13 10:59:18 +08:00
b893d97d7b afws_client: add login successful message 2022-02-08 21:52:48 +08:00
b6f5ba8b5b afws_client: improve error message when output already exists 2022-02-08 21:26:12 +08:00
cc69482dad afws: nix requires full Git commit hash 2022-02-08 21:05:39 +08:00
833acb6925 add AFWS client 2022-02-07 14:28:00 +08:00
d5eec652ee tester: specify att with dB 2022-02-07 14:22:52 +08:00
a74196aa27 mirny: allow set attenuation with dB 2022-02-07 14:22:52 +08:00
Steve Fan
798a412c6f
comm_moninj: set keepalive for socket (#1843) 2022-02-04 13:51:19 +08:00
David Nadlinger
e45cb217be firmware: Explicitly use wrapping integer math in PRNGs
Patch by Hannah McLaughlin; apparently, the overflow actually
doesn't get checked/reported without `opt-level = 2` and
`lto = "thin"`.
2022-02-03 23:57:17 +00:00
ef25640937 compiler: fix noreturn attribute on __artiq_resume 2022-02-01 19:01:40 +08:00
Steve Fan
34008b7a21
Backport of "fixes alignment and size problem" from artiq-zynq (#1841) 2022-01-28 20:49:55 +08:00
93328ad8ee compiler: only allow constant exception messages
Otherwise, the exception message might be allocated on a stack, and will
become a dangling pointer when the exception is raised.
This will break some code that constructs exceptions with a function by
passing the message as a parameter because we cannot know if the parameter
is a constant. A way to mitigate this would be to defer this check to
LLVM IR codegen stage, and do inlining first for those exception
allocation functions, but I am not sure if we will guarantee inlining
for certain functions, and whether this is really needed.
2022-01-28 09:01:39 +08:00
Steve Fan
234a82aaa9
dashboard: prioritize min as part of default value resolution (#1839) 2022-01-27 17:45:09 +08:00
ee511758ce fix typo 2022-01-26 07:51:35 +08:00
ceceabbaf0 Merge branch 'master' into nac3 2022-01-26 07:25:20 +08:00