M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00
Code Issues Projects Releases Wiki Activity

test_cache: partially port to NAC3

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2022-02-26 17:56:02 +08:00
parent b9a359a45b
commit d7c915ff7b
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/coredevice/core.py
View File

@ -55,6 +55,7 @@ class Core:
self.dmgr = dmgr
self.core = self
self.comm.core = self
self.target = target
self.compiler = nac3artiq.NAC3(target)
self.embedding_map = EmbeddingMap()

3
artiq/test/coredevice/test_cache.py
View File

@ -1,6 +1,5 @@
from artiq.experiment import *
from artiq.coredevice.exceptions import CacheError
from artiq.compiler.targets import CortexA9Target
from artiq.test.hardware_testbench import ExperimentCase
@ -41,7 +40,7 @@ class CacheTest(ExperimentCase):
def test_borrow(self):
exp = self.create(_Cache)
if exp.core.target_cls == CortexA9Target:
if exp.core.target == "cortexa9":
self.skipTest("Zynq port memory management does not need CacheError")
exp.put("x4", [1, 2, 3])
with self.assertRaises(CacheError):