srenblad
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity
665 Commits 7 Branches 0 Tags 2 MiB
Commit Graph

665 Commits

Author SHA1 Message Date
Simon Renblad fa3fe497e1 fix mmu table uninitialized on core1 2024-11-18 17:38:30 +08:00
Simon Renblad e894f502a4 fixup read_to_end impl 2024-10-31 15:09:14 +08:00
Simon Renblad cd56ef6d48 update Cargo lockfile 2024-10-31 15:09:14 +08:00
Simon Renblad 0a91f883bc up LLVM version, remove LLVM 11 copy 2024-10-31 15:09:14 +08:00
Simon Renblad 3e59dcbc94 remove UB assert in uncached 2024-10-31 15:09:14 +08:00
Simon Renblad 4138a65270 fix xbuild target features 2024-10-31 15:09:14 +08:00
Simon Renblad cb0ec48ef0 up cargo resolver 2024-10-31 15:09:14 +08:00
Simon Renblad 14dffaf49c fix panic message 2024-10-31 15:09:14 +08:00
Simon Renblad bd0c45497e up compiler builtins version 2024-10-31 15:09:14 +08:00
Simon Renblad 6dc831a8f8 up rust-fatfs to 0.4, remove core_io 2024-10-31 15:09:14 +08:00
Simon Renblad aef7dcabae fix const in arr expression 2024-10-31 15:09:09 +08:00
Simon Renblad 49a84da2ce migrate inline asm macro 2024-10-22 12:12:16 +08:00
Simon Renblad b00f297cd0 up rust edition to 2021 2024-10-22 12:10:39 +08:00
Simon Renblad 526e80401a up flake to 2024 nightly 2024-10-22 12:10:39 +08:00
newell cc20478d91 Add i2c support 2024-10-04 23:38:28 -07:00
Sebastien Bourdeauducq 5ef3016554 flake: update dependencies 2024-09-30 14:15:10 +08:00
newell 6a45a0dfd0 ebaz4205 support 
Co-authored-by: newell <newell.jensen@gmail.com>
Co-committed-by: newell <newell.jensen@gmail.com>
 2024-09-30 14:08:58 +08:00
Sebastien Bourdeauducq b2b3e5c933 flake: update dependencies 2024-07-09 17:03:22 +02:00
Simon Renblad 0efbbe39fe llvm: patch for artiq-zynq release-7 2024-06-06 14:06:56 +08:00
Sebastien Bourdeauducq 51b8111e79 flake: move to nixos 24.05 2024-05-28 17:37:50 +08:00
Simon Renblad 46dc25b89e add LLVM copy from nixpkgs 2024-05-24 10:57:12 +08:00
Sebastien Bourdeauducq 731684abb4 flake: switch to nixpkgs master, update dependencies 2024-05-09 10:02:43 +08:00
Florian Agbuya 195a21fe78 use nix format for arm gnu toolchain 2024-03-25 17:20:19 +08:00
Florian Agbuya 96cefe6f06 update fsbl source 2024-03-25 17:16:56 +08:00
morgan 7c58c0cf43 abort: rename to exception_vectors 2024-03-07 12:26:28 +08:00
morgan 9005b73316 experiment: add set_vector_table example 2024-03-07 12:03:49 +08:00
morgan b1994dbe16 abort: support custom exception vector table addr 2024-03-07 12:03:29 +08:00
morgan 5bd336c961 add support for using custom FIQ handler 
cfg: add dummy FIQ handler cfg
abort: gate dummy FIQ handler using cfg
 2024-02-02 17:01:07 +08:00
morgan 298f64a2f9 boot: enable FIQ 
asm: add FIQ enable instruction
 2024-02-02 16:34:28 +08:00
morgan 4168eb63a7 GIC: fix wrong core target config when enabling interrupt (#109) 
# Summary

- Before the patch, an extra 1 is added to `target_cpu` and the interrupt will be configured to the wrong CPU target.

| target_cpu | bits set before patch | bits set after patch   |
| -----------| -----------                      | -----------                       |
| core0      | 0b10 (enable interrupt on core1) | 0b01 (enable interrupt on core0)  |
| core1      | 0b11 (enable interrupt on core0 & core1)| 0b10 (enable interrupt on core1) |

- [Correct ICDIPTR Register configuration from AMD](https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Software-Generated-Interrupts-SGI?tocId=0TsxAmy8MHRPDsayG96K1Q)

Reviewed-on: M-Labs/zynq-rs#109
Co-authored-by: morgan <mc@m-labs.hk>
Co-committed-by: morgan <mc@m-labs.hk>
 2023-12-19 18:41:03 +08:00
Sebastien Bourdeauducq a43b8bf64e mkbootimage: work around buffer overflow 2023-12-03 16:16:22 +08:00
Sebastien Bourdeauducq 91bae572f9 fix "unknown argument '-Wl,--undefined=AUDITABLE_VERSION_INFO'" 2023-12-03 11:09:31 +08:00
Sebastien Bourdeauducq 301f9236e5 switch to nixpkgs cargo-xbuild (with workaround for rust nonsense) 2023-12-03 10:55:05 +08:00
Sebastien Bourdeauducq 55b36ee37e switch to new nixpkgs release 2023-12-03 10:45:47 +08:00
morgan 24c804e6f0 libcortex_a9: add interrupt exit support for interrupt_handler macro (#107) 
Co-authored-by: morgan <mc@m-labs.hk>
Co-committed-by: morgan <mc@m-labs.hk>
 2023-11-20 12:30:27 +08:00
Sebastien Bourdeauducq be672ab662 flake: update dependencies 2023-10-20 17:46:01 +08:00
mwojcik 0106430805 remove gpio reset 2023-10-18 17:33:19 +08:00
jmatyas c15b54f92b kasli-soc: add support for PHY_RST GPIO 2023-08-31 12:58:59 +02:00
Sebastien Bourdeauducq de42a5d1b2 flake: update to LLVM 14 2023-08-07 23:26:58 +08:00
Sebastien Bourdeauducq ff03bf92a3 flake: update dependencies 2023-08-07 23:23:02 +08:00
Sebastien Bourdeauducq f20c008264 flake: nixpkgs 23.05 2023-05-27 18:20:53 +08:00
Sebastien Bourdeauducq 67dbb5932f flake: update mkbootimage 2022-11-30 22:36:56 +08:00
Sebastien Bourdeauducq dab5c6f070 flake: NixOS 22.11, update dependencies 2022-11-30 22:29:58 +08:00
Egor Savkin 0a3a777652 Fix soft_rst bit, add reboot function 2022-10-07 12:57:56 +08:00
mwojcik 92b3f3e1dd panic: turn on error_led for kasli_soc 2022-08-26 17:22:42 +08:00
mwojcik f586ba5a13 experiments: add error led test for kasli_soc 2022-08-26 17:22:42 +08:00
mwojcik 42cc256812 add error led 2022-08-26 17:22:42 +08:00
occheung 043a152b91 szl: change CPU frequency of Kasli-SoC to 1 GHz 2022-07-20 15:16:15 +08:00
Sebastien Bourdeauducq 6cd32f6ee0 flake: update dependencies 2022-05-31 21:02:28 +08:00
mwojcik 605c8f73a6 mutex: add async version of lock 2022-05-25 10:22:16 +08:00