|
|
7035082d7f
|
add group delay pulses
|
2023-04-24 09:17:48 +08:00 |
|
|
|
b73777b39f
|
load optimal delay tap
|
2023-04-24 07:41:58 +08:00 |
|
|
|
e6902d1da5
|
adjust register-wide bitslip right after slave bitslip
|
2023-04-24 07:10:18 +08:00 |
|
|
|
ff7c892fd6
|
debug delay tap solver
|
2023-04-24 06:13:05 +08:00 |
|
|
|
e2a8433f83
|
align master/slave pair
|
2023-04-24 03:55:01 +08:00 |
|
|
|
7f23de0ce8
|
init
|
2023-04-23 11:42:18 +08:00 |
|
