|
|
44277c5b7e
|
conda: bump migen/misoc
|
2018-03-11 10:11:42 +08:00 |
|
|
|
a04bd5a4fd
|
spi2: xfers take one more cycle until ~busy
|
2018-03-09 20:48:17 +01:00 |
|
Florent Kermarrec
|
5af4609053
|
libboard/sdram: limit write leveling scan to "512 - initial dqs taps delay" on ultrascale
|
2018-03-09 19:06:47 +01:00 |
|
Florent Kermarrec
|
a95cd423cc
|
libboard/sdram: add gap for write leveling
|
2018-03-09 18:53:57 +01:00 |
|
|
|
fc3d97f1f7
|
drtio: remove spurious multichannel transceiver clock constraints
They used to cause (otherwise harmless) Vivado critical warnings.
|
2018-03-09 22:46:27 +08:00 |
|
|
|
caf7b14b55
|
kasli: generate fine RTIO clock in DRTIO targets, separate RTIO channel code
|
2018-03-09 22:36:16 +08:00 |
|
|
|
e65e2421a3
|
conda: bump migen/misoc
|
2018-03-09 22:35:40 +08:00 |
|
Florent Kermarrec
|
8f6f83029c
|
libboard/sdram: add write/read leveling scan
|
2018-03-09 13:50:51 +01:00 |
|
Florent Kermarrec
|
b0b13be23b
|
libboard/sdram: rename read_delays to read_leveling
|
2018-03-09 09:23:20 +01:00 |
|
|
|
3fbcf5f303
|
drtio: remove TSC correction (#40)
|
2018-03-09 10:36:17 +08:00 |
|
|
|
e38187c760
|
drtio: increase default underflow margin. Closes #947
|
2018-03-09 00:49:24 +08:00 |
|
|
|
37f5f0d38d
|
examples: add DMA to Sayma DRTIO
|
2018-03-09 00:49:24 +08:00 |
|
Florent Kermarrec
|
8475c21c46
|
firmware/libboard/sdram: kusddrphy now use time mode for odelaye3/idelaye3, now reloading dqs delay_value (500ps) with software
|
2018-03-08 10:00:00 +01:00 |
|
|
|
8bd15d36c4
|
drtio: fix error CSR edge detection (#947)
|
2018-03-08 16:28:25 +08:00 |
|
|
|
0adbbd8ede
|
drtio: reset aux packet gateware after locking to recovered clock
Closes #949
|
2018-03-08 15:41:13 +08:00 |
|
|
|
8bd85caafb
|
examples: fix Sayma DRTIO ref_period
|
2018-03-08 15:09:33 +08:00 |
|
|
|
37ec97eb28
|
ad9910/2: add sw invariant only when passed
|
2018-03-07 21:32:59 +01:00 |
|
|
|
82831a85b6
|
kasli/opticlock: add eem6 phys
|
2018-03-07 21:32:59 +01:00 |
|
|
|
5cc1d2a1d3
|
conda: bump migen, misoc
* flterm leak
* kasli version
* sayma ddram
* ethernet clocking
* fifo dout reset_less
|
2018-03-07 17:17:30 +01:00 |
|
|
|
3a6566f949
|
rtio: judicious spray with reset_less=True
Hoping to reduce rst routing difficulty and easier RTIO timing closure.
|
2018-03-07 14:57:18 +00:00 |
|
|
|
b0282fa855
|
spi2: reset configuration in rio_phy
|
2018-03-07 14:42:11 +00:00 |
|
|
|
7afb23e8be
|
runtime: demote dropped and malformed packets msgs to debug
|
2018-03-07 14:28:21 +01:00 |
|
|
|
4af7600b2d
|
Revert "LaneDistributor: try equivalent spread logic"
This reverts commit 8b70db5f17.
Just a shot into the dark.
|
2018-03-07 11:34:51 +00:00 |
|
|
|
a6d1b030c1
|
RTIO: use TS counter in the correct CD
artiq/m-labs#938
|
2018-03-07 11:34:42 +00:00 |
|
|
|
8b70db5f17
|
LaneDistributor: try equivalent spread logic
|
2018-03-07 11:34:42 +00:00 |
|
|
|
2cbd597416
|
LaneDistributor: style and signal consolidation [NFC]
|
2018-03-07 11:34:42 +00:00 |
|
|
|
916197c4d7
|
siphaser: cleanup
|
2018-03-07 11:15:44 +08:00 |
|
|
|
74d1df3ff0
|
firmware: implement si5324 skew calibration
|
2018-03-07 10:57:30 +08:00 |
|
|
|
f7aba6b570
|
siphaser: fix phase_shift_done CSR
|
2018-03-07 10:57:30 +08:00 |
|
|
|
acfd9db185
|
siphaser: minor cleanup
|
2018-03-07 10:57:30 +08:00 |
|
|
|
e6e5236ce2
|
firmware: fix si5324 select_recovered_clock
|
2018-03-07 10:57:30 +08:00 |
|
|
|
7d98864b31
|
sayma: enable siphaser
|
2018-03-07 10:57:30 +08:00 |
|
|
|
c2d2cc2d72
|
runtime: fix setup_si5324_as_synthesizer
|
2018-03-07 10:57:30 +08:00 |
|
|
|
a6e29462a8
|
sayma: enable multilink DRTIO
|
2018-03-07 10:57:30 +08:00 |
|
|
|
c34d00cbc9
|
drtio: implement Si5324 phaser gateware and partial firmware support
|
2018-03-07 10:57:30 +08:00 |
|
|
|
994ceca9ff
|
sayma_amc: disable slave fpga gateware loading
|
2018-03-06 17:27:43 +01:00 |
|
|
|
f4dad87fd9
|
coredevice: add pcf8574a driver
I2C IO expander with 8 quasi-bidirectional pins
|
2018-03-06 14:27:19 +01:00 |
|
|
|
62af7fe2ac
|
Revert "kasli/opticlock: use plain ttls for channels 8-23"
This reverts commit bd5c222569eb68d624a5ac1e9f2542f6ee553f83.
No decrease in power consumption or improvement in timing.
|
2018-03-06 14:27:19 +01:00 |
|
|
|
fd3cdce59a
|
kasli/opticlock: use plain ttls for channels 8-23
|
2018-03-06 14:27:19 +01:00 |
|
|
|
50298a6104
|
ttl_serdes_7series: suppress diff_term in outputs
|
2018-03-06 14:27:19 +01:00 |
|
|
|
e356150ac4
|
ttl_simple: support differential io
|
2018-03-06 14:27:19 +01:00 |
|
|
|
956098c213
|
kasli: add second urukul, make clk_sel drive optional
|
2018-03-06 14:26:27 +01:00 |
|
|
|
07de7af86a
|
kasli: make second eem optional in urukul
|
2018-03-06 14:26:26 +01:00 |
|
|
|
257bef0d21
|
slave_fpga: print more info
|
2018-03-06 14:26:26 +01:00 |
|
|
|
c25560baec
|
sed: more LaneDistributor comments
|
2018-03-06 20:56:35 +08:00 |
|
|
|
f40255c968
|
sed: add comments about key points in LaneDistributor
|
2018-03-06 20:51:09 +08:00 |
|
Florent Kermarrec
|
5b3d6d57e2
|
drtio/gth: power down rx on restart (seems to make link initialization reliable)
|
2018-03-06 11:49:28 +01:00 |
|
Florent Kermarrec
|
64b05f07bb
|
drtio/gth: use parameters from Xilinx transceiver wizard
|
2018-03-06 11:02:15 +01:00 |
|
Florent Kermarrec
|
45f1e5a70e
|
drtio/gth: cleanup import
|
2018-03-06 10:56:07 +01:00 |
|
|
|
a274af77d5
|
runtime: fix compilation without DRTIO
|
2018-03-05 00:43:42 +08:00 |
|
