occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

drtio: increase default underflow margin. Closes #947

This commit is contained in:
Sebastien Bourdeauducq 2018-03-09 00:49:07 +08:00
parent 37f5f0d38d
commit e38187c760
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/drtio/rt_controller_master.py
View File

@ -19,7 +19,7 @@ class _CSRs(AutoCSR):
self.tsc_correction = CSRStorage(64)
self.set_time = CSR()
self.underflow_margin = CSRStorage(16, reset=200)
self.underflow_margin = CSRStorage(16, reset=300)
self.o_get_buffer_space = CSR()
self.o_dbg_buffer_space = CSRStatus(16)