pounder_test/memory.x

37 lines
993 B
Plaintext
Raw Normal View History

2019-03-18 19:56:26 +08:00
MEMORY
{
2019-03-19 00:57:00 +08:00
ITCM (rwx) : ORIGIN = 0x00000000, LENGTH = 64K
RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 128K
AXISRAM (rwx) : ORIGIN = 0x24000000, LENGTH = 512K
SRAM1 (rwx) : ORIGIN = 0x30000000, LENGTH = 128K
SRAM2 (rwx) : ORIGIN = 0x30020000, LENGTH = 128K
SRAM3 (rwx) : ORIGIN = 0x30040000, LENGTH = 32K
BACKUPSRAM (rwx) : ORIGIN = 0x38000000, LENGTH = 64K
2019-03-19 00:57:00 +08:00
RAM_B (rwx) : ORIGIN = 0x38800000, LENGTH = 4K
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 1024K
FLASH1 (rx) : ORIGIN = 0x08100000, LENGTH = 1024K
2019-03-18 19:56:26 +08:00
}
2019-03-27 17:36:07 +08:00
SECTIONS {
2019-04-28 19:37:14 +08:00
.itcm : ALIGN(8) {
*(.itcm .itcm.*);
. = ALIGN(8);
} > ITCM
2020-11-24 23:46:14 +08:00
.axisram (NOLOAD) : ALIGN(8) {
2019-04-28 19:37:14 +08:00
*(.axisram .axisram.*);
. = ALIGN(8);
} > AXISRAM
2019-03-27 17:36:07 +08:00
.sram1 (NOLOAD) : ALIGN(4) {
2019-04-28 19:37:14 +08:00
*(.sram1 .sram1.*);
2019-03-27 17:36:07 +08:00
. = ALIGN(4);
} > SRAM1
.sram2 (NOLOAD) : ALIGN(4) {
2019-04-28 19:37:14 +08:00
*(.sram2 .sram2.*);
. = ALIGN(4);
} > SRAM2
.sram3 (NOLOAD) : ALIGN(4) {
2019-04-28 19:37:14 +08:00
*(.sram3 .sram3.*);
. = ALIGN(4);
} > SRAM3
2019-03-27 17:36:07 +08:00
} INSERT AFTER .bss;