fsagbuya
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity
228 Commits 3 Branches 0 Tags 1.4 MiB
Commit Graph

228 Commits

Author SHA1 Message Date
Astro 99a2e5d621 libboard_zynq::slcr: fix arm_clk_ctrl srcsel, doc 2020-01-23 23:14:50 +01:00
Astro d88ba97a03 Merge branch 'cora' 2020-01-22 01:19:01 +01:00
Astro 6272e381f1 */Cargo.toml: add descriptions 2020-01-22 01:17:21 +01:00
Astro fc8e948a86 */Cargo.toml: pass down target_* feature flags to dependencies 2020-01-22 01:17:19 +01:00
sjm a26d187219 Merge branch 'dmac' of M-Labs/zc706 into master 2020-01-22 04:16:18 +08:00
sjm e8f5aee0e6 Merge branch 'devc' of M-Labs/zc706 into master 2020-01-22 04:14:36 +08:00
Stewart Mackenzie a85c2d5009 added registers for DMA controller 2020-01-20 19:27:33 +08:00
Stewart Mackenzie a23506fb8a added registers for device configuration interface (devc) 2020-01-20 19:26:29 +08:00
Stewart Mackenzie 01e9f2031a remove picocom from tmux.sh allowing easy exit of processes instead 
of playing the picocom ctrl-a x
 2020-01-16 02:14:42 +08:00
Stewart Mackenzie 957228f134 document bitstream loading in readme and remove from zc706.cfg 2020-01-16 02:14:16 +08:00
Stewart Mackenzie 63378f880c remove zc706.elf from gitignore 2020-01-16 02:13:11 +08:00
Stewart Mackenzie 738ee32a51 improved the development process 2020-01-15 05:22:35 +08:00
Astro 688e3b4432 libboard_zc706:👢 don't leave core1 stopped 
Fixes Gitea issue #7.
 2020-01-09 22:13:04 +01:00
Stewart Mackenzie 2e8d291ee7 running code causes board to fail in an unrecoverable manner 
change to using the olimex-arm-usb-tiny and adjust openocd
srst settings so the failure is now recoverable
 2020-01-03 18:07:07 +08:00
Stewart Mackenzie 8b025b8644 add .gitignore to ignore the generated target directory 2020-01-03 18:05:41 +08:00
Astro 9199bb7a16 libboard_zynq::flash: use only 32-bit spi words in program() 2019-12-22 03:14:18 +01:00
Astro da60be38b1 libboard_zynq::flash: move man_start_com(true) into wait_tx_fifo_flush() 2019-12-22 03:13:38 +01:00
Astro 6c4b07e0cf libboard_zynq::flash: syntax 2019-12-22 03:12:53 +01:00
Astro 4439a64974 libboard_zc706: move main.rs into experiments bin crate 2019-12-18 00:06:10 +01:00
Astro cf1983e543 split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00
Astro 1036ecc0f7 main: add latest experimentation code 2019-12-17 01:09:07 +01:00
Astro a8cb085a25 cortex_a9::mmu: make OCM region cachable 2019-12-17 00:56:18 +01:00
Astro 1ba587ccf9 remove dependency compiler_builtins 
no longer required.
 2019-12-17 00:54:23 +01:00
Astro 62ecb5095b Cargo.toml: optimize for size 
Space in OCM is precious.
 2019-12-17 00:54:23 +01:00
Astro 887627b137 panic: print location info + message 2019-12-17 00:54:20 +01:00
Astro 0adb0d5c51 zynq::flash: remove post-WRDI check 2019-12-16 00:49:29 +01:00
Astro dd0fe054d7 zynq::flash: add working erase(), add barely working program() 2019-12-16 00:48:39 +01:00
Astro 1dbb358a4c zynq::flash::spi_flash_register: doc, add BA 2019-12-16 00:46:53 +01:00
Astro b94afa1581 zynq::flash: add read_reg_until() 2019-12-15 23:56:16 +01:00
Astro 0d1cf04a34 zynq::flash: split into mod transfer 2019-12-15 19:28:55 +01:00
Astro 8a9dde6119 zynq::flash: add consts 2019-12-14 01:57:51 +01:00
Astro 5268839467 zynq::flash: add write_enabled() 2019-12-14 01:56:49 +01:00
Astro 0b9a150255 zynq::flash: abstract SpiFlashRegister 2019-12-14 01:55:17 +01:00
Astro 2d1c8e1f4f zynq::flash: fix txd[123] alignment 2019-12-14 01:07:15 +01:00
Astro e1068af948 zynq::flash: add rdsr1() 2019-12-12 01:02:09 +01:00
Astro 3b3b5dc7c1 zynq::flash: add support for writing 1/2/3-byte words 2019-12-12 00:17:34 +01:00
Astro 70d56d2b28 zynq::flash: doc 2019-12-12 00:13:02 +01:00
Astro b346ea8297 zynq::flash: fix INST_RDCR 2019-12-12 00:11:42 +01:00
Astro e9b80eaef9 zynq::flash: don't send excess data, fixes, refactorings 2019-12-10 02:50:44 +01:00
Astro 0823a74164 zynq::flash: fix rx_thres register 2019-12-10 02:46:25 +01:00
Astro aab82f6843 zynq::flash: enable big endian mode 2019-12-10 02:45:05 +01:00
Astro f3676c945a zynq::flash: flush after instruction 2019-12-07 02:48:55 +01:00
Astro 1e465250f5 zynq::flash: enable/disable spi for every transfer 2019-12-07 02:11:50 +01:00
Astro e37659e4b3 zynq::flash: refactor 2019-12-05 01:18:52 +01:00
Astro 45cc271735 zynq::flash: fix + refactor 2019-12-05 00:05:34 +01:00
Astro cfaa1213e2 zynq::flash: add more initialization 2019-12-03 02:41:49 +01:00
Astro 7107244a6e zynq::flash: start implementing Manual mode 2019-11-30 02:48:39 +01:00
Astro dd3ad3be67 zynq::flash: implement stopping LinearAddressing mode 2019-11-29 23:48:08 +01:00
Astro a8a7f11990 zynq::flash: configure quad i/o fast read mode 2019-11-29 23:37:54 +01:00
Astro 78caca1f04 zynq::flash: setup additional signals 2019-11-28 03:22:26 +01:00