DDR: fixed register write. #44

Merged
sb10q merged 1 commits from pca006132/zynq-rs:master into master 2020-07-06 11:46:38 +08:00

Previously it writes 0x20066, while the ps7_init set it to be
0x200066, notice the 1 more 0.
This should perform the same writes to the registers, so we do not have
to apply the ps7_init in artiq_zynq.

Previously it writes `0x20066`, while the ps7_init set it to be `0x200066`, notice the 1 more 0. This should perform the same writes to the registers, so we do not have to apply the ps7_init in artiq_zynq.
sb10q closed this pull request 2020-07-06 11:46:38 +08:00
Sign in to join this conversation.
No reviewers
No Label
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/zynq-rs#44
There is no content yet.