|
|
2421f1f6b6
|
Add RV32IM ISA
|
2020-07-24 13:51:04 +08:00 |
|
|
|
5bce84836c
|
Add REMU instruction for RV32M
|
2020-07-24 13:32:43 +08:00 |
|
|
|
4600eaeb74
|
Add REM instruction for RV32M
|
2020-07-24 13:30:06 +08:00 |
|
|
|
7f3f88cb69
|
Add DIVU instruction for RV32M
|
2020-07-24 13:27:48 +08:00 |
|
|
|
2b198303c6
|
Add DIV instruction for RV32M
|
2020-07-24 13:25:17 +08:00 |
|
|
|
f13208455d
|
Add MULHU instruction for RV32M
|
2020-07-24 13:22:41 +08:00 |
|
|
|
7a61919a88
|
Add MULHSU instruction for RV32M
|
2020-07-24 13:20:05 +08:00 |
|
|
|
9b4f6ac359
|
Add MULH instruction for RV32M
|
2020-07-24 13:16:47 +08:00 |
|
|
|
c72205d433
|
Modify MUL instruction to use alternative operations
|
2020-07-24 13:13:03 +08:00 |
|
|
|
dec39cb11d
|
Re-add MUL instruction
|
2020-07-24 12:55:11 +08:00 |
|
|
|
f33d229b2c
|
Fix XOR instruction
|
2020-07-24 12:49:33 +08:00 |
|
|
|
d54269d3f0
|
Fix SUB instruction
|
2020-07-24 12:48:08 +08:00 |
|
|
|
fe2ff5150a
|
Fix SRL instruction
|
2020-07-24 12:46:24 +08:00 |
|
|
|
6d35ecdc80
|
Fix SRA instruction
|
2020-07-24 12:44:44 +08:00 |
|
|
|
3c1510ebbc
|
Fix SLT instruction
|
2020-07-24 12:42:27 +08:00 |
|
|
|
18e43d9689
|
Fix SLL instruction
|
2020-07-24 12:40:28 +08:00 |
|
|
|
d59ebda628
|
Fix OR instruction
|
2020-07-24 12:32:59 +08:00 |
|
|
|
3028246b73
|
Fix AND instruction
|
2020-07-24 12:24:43 +08:00 |
|
|
|
eedfc843f7
|
Fix ADD instruction
|
2020-07-24 12:21:07 +08:00 |
|
|
|
73005eb3c3
|
Revert MUL instruction
|
2020-07-24 12:17:02 +08:00 |
|
|
|
14c87fdde2
|
Add MUL instruction for RV32M
|
2020-07-24 12:13:40 +08:00 |
|
|
|
35a53071aa
|
Complete generator for RV32I ISA
|
2020-07-23 14:33:25 +08:00 |
|
|
|
2e7cc106aa
|
Add missing return in ports in RV32I ISA
|
2020-07-23 12:57:32 +08:00 |
|
|
|
badd480a45
|
Prepare generator script for RV32I ISA
|
2020-07-23 12:42:59 +08:00 |
|
|
|
d54a60879d
|
Add list of supported instructions for RV32I
|
2020-07-23 11:18:41 +08:00 |
|
|
|
41f01f22a8
|
Update README.md
|
2020-07-22 16:44:46 +08:00 |
|
|
|
61393b9a4f
|
Add AND instruction for RV32I
|
2020-07-22 16:39:08 +08:00 |
|
|
|
93978ccdb4
|
Add OR instruction for RV32I
|
2020-07-22 16:36:40 +08:00 |
|
|
|
4eae7064fb
|
Add SRA instruction for RV32I
|
2020-07-22 16:32:51 +08:00 |
|
|
|
ada2a09818
|
Add SRL instruction for RV32I
|
2020-07-22 16:16:27 +08:00 |
|
|
|
192aec2347
|
Add XOR instruction for RV32I
|
2020-07-22 16:11:58 +08:00 |
|
|
|
c6c18765f5
|
Add SLTU instruction for RV32I
|
2020-07-22 16:08:09 +08:00 |
|
|
|
adcf7dc4ab
|
Add SLT instruction for RV32I
|
2020-07-22 16:04:47 +08:00 |
|
|
|
728e24b0df
|
Add SLL instruction for RV32I
|
2020-07-22 16:00:46 +08:00 |
|
|
|
6940574d73
|
Add SUB instruction for RV32I
|
2020-07-22 15:55:44 +08:00 |
|
|
|
e80a9a2672
|
Add ADD instruction for RV32I
|
2020-07-22 15:52:43 +08:00 |
|
|
|
5503b9327c
|
Add SRAI instruction for RV32I
|
2020-07-22 14:35:03 +08:00 |
|
|
|
4c1acf5d16
|
Add SRLI instruction for RV32I
|
2020-07-22 13:58:02 +08:00 |
|
|
|
846b2ad4b8
|
Add SLLI instruction for RV32I
|
2020-07-22 13:52:49 +08:00 |
|
|
|
0349ebdbb2
|
Add ANDI instruction for RV32I
|
2020-07-22 13:43:56 +08:00 |
|
|
|
c97ba62a21
|
Add ORI instruction for RV32I
|
2020-07-22 13:42:03 +08:00 |
|
|
|
74eb0a9df5
|
Add XORI instruction for RV32I
|
2020-07-22 13:39:29 +08:00 |
|
|
|
4878d88d5b
|
Add SLTIU instruction for RV32I
|
2020-07-22 13:36:04 +08:00 |
|
|
|
7a767ed038
|
Add SLTI instruction for RV32I
|
2020-07-22 13:33:02 +08:00 |
|
|
|
94286cef74
|
Add ADDI instruction for RV32I
|
2020-07-22 13:29:16 +08:00 |
|
|
|
13210f6002
|
Add SW instruction for RV32I
|
2020-07-22 13:12:37 +08:00 |
|
|
|
d8285db0a1
|
Add SH instruction for RV32I
|
2020-07-22 13:09:53 +08:00 |
|
|
|
efbc009559
|
Fix SB instruction for RV32I
|
2020-07-22 13:05:46 +08:00 |
|
|
|
9d8e230d70
|
Add SB instruction for RV32I
|
2020-07-22 13:01:34 +08:00 |
|
|
|
b3fdeea0f8
|
Add LHU instruction for RV32I
|
2020-07-22 12:50:45 +08:00 |
|
