M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 1
Code Issues Projects Releases Wiki Activity
artiq/artiq/gateware/rtio
History
Sebastien Bourdeauducq 09141e5bee rtio/wishbone: support write-only interface 2018-11-26 07:38:06 +08:00
..
phy rtio/wishbone: support write-only interface 2018-11-26 07:38:06 +08:00
sed gateware,runtime: optimize RTIO kernel interface further 2018-11-08 18:29:24 +08:00
__init__.py cri: fix firmware routing table access 2018-09-12 18:08:16 +08:00
analyzer.py gateware,runtime: optimize RTIO kernel interface further 2018-11-08 18:29:24 +08:00
cdc.py rtio: judicious spray with reset_less=True 2018-03-07 14:57:18 +00:00
channel.py use FutureWarning instead of DeprecationWarning 2018-10-21 12:14:51 +08:00
core.py rtio: refactor TSC to allow sharing between cores 2018-09-03 09:48:12 +08:00
cri.py gateware,runtime: optimize RTIO kernel interface further 2018-11-08 18:29:24 +08:00
dma.py gateware,runtime: optimize RTIO kernel interface further 2018-11-08 18:29:24 +08:00
input_collector.py gateware,runtime: optimize RTIO kernel interface further 2018-11-08 18:29:24 +08:00
moninj.py moninj: do not require a rsys clock domain 2017-02-20 15:52:48 +08:00
rtlink.py rtlink: sanity-check parameters 2018-11-26 01:14:02 +08:00
tsc.py add missing files 2018-09-05 16:09:02 +08:00