Sebastien Bourdeauducq
|
e26147b2ac
|
gateware,runtime: use new migen/misoc
|
2015-11-04 00:35:03 +08:00 |
Sebastien Bourdeauducq
|
1d34c06d79
|
rtio: detect collision errors
|
2015-07-29 19:43:35 +08:00 |
Sebastien Bourdeauducq
|
b1d58bd4c8
|
rtio: fix replace/sequence_error when fine_ts_width > 0
|
2015-07-27 12:22:35 +08:00 |
Sebastien Bourdeauducq
|
959b7a7b46
|
rtio: resetless -> reset_less
|
2015-07-27 11:46:56 +08:00 |
Sebastien Bourdeauducq
|
fe6a5c42df
|
rtio: remove unused clk_freq argument
|
2015-07-27 10:57:15 +08:00 |
Sebastien Bourdeauducq
|
f68d5cbd73
|
rtio: forward rtio domain reset to rio and rio_phy domains
|
2015-07-27 01:52:47 +08:00 |
Sebastien Bourdeauducq
|
66940ea815
|
rtio: disable NOP suppression after reset and underflow
|
2015-07-15 20:54:55 +02:00 |
Sebastien Bourdeauducq
|
8a33d8c868
|
never stop RTIO counter
|
2015-07-07 15:29:38 +02:00 |
Sebastien Bourdeauducq
|
b2af0f6cc3
|
soc,runtime: support TTL override
|
2015-06-09 19:51:02 +08:00 |
Sebastien Bourdeauducq
|
b81151eb42
|
soc: rtio monitor
|
2015-06-02 17:41:40 +08:00 |
Sebastien Bourdeauducq
|
a36c51eb83
|
DDS over RTIO (batch mode not supported yet)
|
2015-05-08 14:44:39 +08:00 |
Sebastien Bourdeauducq
|
a61d701d47
|
rtio: decouple PHY reset from logic reset
|
2015-05-02 11:47:11 +08:00 |
Sebastien Bourdeauducq
|
27d94a22de
|
rtio: expose full_ts_width instead of counter_width parameter
|
2015-04-28 01:38:11 +08:00 |
Sebastien Bourdeauducq
|
546996f896
|
coredevice,runtime: put ref_period into the ddb
|
2015-04-16 15:15:38 +08:00 |
Sebastien Bourdeauducq
|
71167b8adf
|
rtio: do not attempt latency compensation in gateware
|
2015-04-16 13:09:29 +08:00 |
Sebastien Bourdeauducq
|
6215d63491
|
rtio: do not create spurious CSRs when data_width/address_width is 0
|
2015-04-16 13:04:19 +08:00 |
Sebastien Bourdeauducq
|
4c10182c9f
|
rtio: refactor, use rtlink
|
2015-04-14 19:44:45 +08:00 |
Florent Kermarrec
|
2995f0a705
|
remove use of _r prefix on CSRs
|
2015-04-02 18:30:44 +08:00 |
Sebastien Bourdeauducq
|
3122623c6f
|
rtio: make 63-bit timestamp counter the default [soc]
|
2015-03-12 13:13:35 +01:00 |
Sebastien Bourdeauducq
|
28bce9ee40
|
artiqlib -> artiq.gateware
|
2015-03-08 11:00:24 +01:00 |