artiq/soc/artiqlib/rtio/core.py

245 lines
8.4 KiB
Python
Raw Normal View History

from fractions import Fraction
2014-07-26 06:23:35 +08:00
from migen.fhdl.std import *
from migen.bank.description import *
from migen.genlib.fifo import SyncFIFO
2014-07-26 06:23:35 +08:00
from artiqlib.rtio.rbus import get_fine_ts_width
2014-09-05 12:03:22 +08:00
2014-07-26 06:23:35 +08:00
class _RTIOBankO(Module):
2014-10-10 20:12:22 +08:00
def __init__(self, rbus, counter, fine_ts_width, fifo_depth):
counter_width = flen(counter)
2014-09-05 12:03:22 +08:00
self.sel = Signal(max=len(rbus))
self.timestamp = Signal(counter_width+fine_ts_width)
self.value = Signal(2)
self.writable = Signal()
self.we = Signal()
2014-09-11 23:09:20 +08:00
self.replace = Signal()
2014-09-05 12:03:22 +08:00
self.underflow = Signal()
self.level = Signal(bits_for(fifo_depth))
# # #
2014-09-10 21:21:02 +08:00
# detect underflows
self.sync += \
2014-09-11 23:09:20 +08:00
If((self.we & self.writable) | self.replace,
2014-10-10 20:12:22 +08:00
If(self.timestamp[fine_ts_width:] < counter + 2,
2014-09-10 21:21:02 +08:00
self.underflow.eq(1))
2014-09-05 12:03:22 +08:00
)
fifos = []
for n, chif in enumerate(rbus):
fifo = SyncFIFO([
2014-09-05 12:03:22 +08:00
("timestamp", counter_width+fine_ts_width), ("value", 2)],
2014-09-11 23:09:43 +08:00
2 if chif.mini else fifo_depth)
2014-09-05 12:03:22 +08:00
self.submodules += fifo
fifos.append(fifo)
2014-09-11 23:09:20 +08:00
# FIFO replace/write
2014-09-05 12:03:22 +08:00
self.comb += [
fifo.din.timestamp.eq(self.timestamp),
fifo.din.value.eq(self.value),
2014-09-11 23:09:20 +08:00
fifo.we.eq((self.we | self.replace) & (self.sel == n)),
fifo.replace.eq(self.replace)
2014-09-05 12:03:22 +08:00
]
# FIFO read
self.comb += [
chif.o_stb.eq(fifo.readable &
2014-10-10 20:12:22 +08:00
(fifo.dout.timestamp[fine_ts_width:] == counter)),
2014-09-05 12:03:22 +08:00
chif.o_value.eq(fifo.dout.value),
fifo.re.eq(chif.o_stb)
]
if fine_ts_width:
2014-09-05 17:06:41 +08:00
self.comb += chif.o_fine_ts.eq(
fifo.dout.timestamp[:fine_ts_width])
2014-09-05 12:03:22 +08:00
selfifo = Array(fifos)[self.sel]
2014-09-05 17:06:41 +08:00
self.comb += [
self.writable.eq(selfifo.writable),
self.level.eq(selfifo.level)
]
2014-09-05 12:03:22 +08:00
2014-07-26 06:23:35 +08:00
class _RTIOBankI(Module):
2014-10-10 20:12:22 +08:00
def __init__(self, rbus, counter, fine_ts_width, fifo_depth):
counter_width = flen(counter)
2014-09-05 12:03:22 +08:00
self.sel = Signal(max=len(rbus))
self.timestamp = Signal(counter_width+fine_ts_width)
self.value = Signal()
self.readable = Signal()
self.re = Signal()
self.overflow = Signal()
self.pileup = Signal()
2014-09-05 12:03:22 +08:00
2014-10-10 20:12:22 +08:00
# # #
2014-09-05 12:03:22 +08:00
timestamps = []
values = []
readables = []
overflows = []
pileups = []
2014-09-05 12:03:22 +08:00
for n, chif in enumerate(rbus):
if hasattr(chif, "oe"):
sensitivity = Signal(2)
self.sync += If(~chif.oe & chif.o_stb,
sensitivity.eq(chif.o_value))
fifo = SyncFIFO([
2014-09-05 12:03:22 +08:00
("timestamp", counter_width+fine_ts_width), ("value", 1)],
fifo_depth)
self.submodules += fifo
2014-09-05 17:06:41 +08:00
2014-09-05 12:03:22 +08:00
# FIFO write
if fine_ts_width:
full_ts = Cat(chif.i_fine_ts, counter)
else:
full_ts = counter
self.comb += [
fifo.din.timestamp.eq(full_ts),
fifo.din.value.eq(chif.i_value),
2014-09-05 17:06:41 +08:00
fifo.we.eq(
~chif.oe & chif.i_stb &
((chif.i_value & sensitivity[0])
| (~chif.i_value & sensitivity[1])))
2014-09-05 12:03:22 +08:00
]
# FIFO read
timestamps.append(fifo.dout.timestamp)
values.append(fifo.dout.value)
readables.append(fifo.readable)
self.comb += fifo.re.eq(self.re & (self.sel == n))
2014-09-05 17:06:41 +08:00
2014-09-05 12:03:22 +08:00
overflow = Signal()
self.sync += If(fifo.we & ~fifo.writable, overflow.eq(1))
overflows.append(overflow)
pileup = Signal()
self.sync += If(chif.i_pileup, pileup.eq(1))
pileups.append(pileup)
2014-09-05 12:03:22 +08:00
else:
timestamps.append(0)
values.append(0)
readables.append(0)
overflows.append(0)
pileups.append(0)
2014-09-05 12:03:22 +08:00
self.comb += [
self.timestamp.eq(Array(timestamps)[self.sel]),
self.value.eq(Array(values)[self.sel]),
self.readable.eq(Array(readables)[self.sel]),
self.overflow.eq(Array(overflows)[self.sel]),
self.pileup.eq(Array(pileups)[self.sel])
2014-09-05 12:03:22 +08:00
]
2014-07-26 06:23:35 +08:00
class RTIO(Module, AutoCSR):
def __init__(self, phy, clk_freq, counter_width=32, ofifo_depth=64, ififo_depth=64):
2014-09-05 12:03:22 +08:00
fine_ts_width = get_fine_ts_width(phy.rbus)
2014-10-10 20:12:22 +08:00
# Counters
reset_counter = Signal()
o_counter = Signal(counter_width, reset=phy.loopback_latency)
i_counter = Signal(counter_width)
self.sync += \
If(reset_counter,
o_counter.eq(o_counter.reset),
i_counter.eq(i_counter.reset)
).Else(
o_counter.eq(o_counter + 1),
i_counter.eq(i_counter + 1)
)
2014-09-05 12:03:22 +08:00
# Submodules
2014-09-05 17:06:41 +08:00
self.submodules.bank_o = InsertReset(_RTIOBankO(
phy.rbus,
2014-10-10 20:12:22 +08:00
o_counter, fine_ts_width, ofifo_depth))
2014-09-05 17:06:41 +08:00
self.submodules.bank_i = InsertReset(_RTIOBankI(
phy.rbus,
2014-10-10 20:12:22 +08:00
i_counter, fine_ts_width, ofifo_depth))
2014-09-05 12:03:22 +08:00
# CSRs
2014-10-10 20:12:22 +08:00
self._r_reset_logic = CSRStorage(reset=1)
self._r_reset_counter = CSRStorage(reset=1)
2014-09-05 12:03:22 +08:00
self._r_chan_sel = CSRStorage(flen(self.bank_o.sel))
2014-09-05 17:06:41 +08:00
2014-09-05 12:03:22 +08:00
self._r_oe = CSR()
self._r_o_timestamp = CSRStorage(counter_width+fine_ts_width)
self._r_o_value = CSRStorage(2)
self._r_o_writable = CSRStatus()
self._r_o_we = CSR()
2014-09-11 23:09:20 +08:00
self._r_o_replace = CSR()
2014-09-25 12:54:26 +08:00
self._r_o_error = CSRStatus()
2014-09-05 12:03:22 +08:00
self._r_o_level = CSRStatus(bits_for(ofifo_depth))
self._r_i_timestamp = CSRStatus(counter_width+fine_ts_width)
self._r_i_value = CSRStatus()
self._r_i_readable = CSRStatus()
self._r_i_re = CSR()
self._r_i_error = CSRStatus(2)
2014-09-05 12:03:22 +08:00
self._r_counter = CSRStatus(counter_width+fine_ts_width)
self._r_counter_update = CSR()
self._r_frequency_i = CSRStatus(32)
self._r_frequency_fn = CSRStatus(8)
self._r_frequency_fd = CSRStatus(8)
2014-09-05 12:03:22 +08:00
# OE
oes = []
for n, chif in enumerate(phy.rbus):
if hasattr(chif, "oe"):
self.sync += \
If(self._r_oe.re & (self._r_chan_sel.storage == n),
chif.oe.eq(self._r_oe.r)
)
oes.append(chif.oe)
else:
oes.append(1)
self.comb += self._r_oe.w.eq(Array(oes)[self._r_chan_sel.storage])
# Output/Gate
self.comb += [
2014-10-10 20:12:22 +08:00
self.bank_o.reset.eq(self._r_reset_logic.storage),
2014-09-05 12:03:22 +08:00
self.bank_o.sel.eq(self._r_chan_sel.storage),
self.bank_o.timestamp.eq(self._r_o_timestamp.storage),
self.bank_o.value.eq(self._r_o_value.storage),
self._r_o_writable.status.eq(self.bank_o.writable),
self.bank_o.we.eq(self._r_o_we.re),
2014-09-11 23:09:20 +08:00
self.bank_o.replace.eq(self._r_o_replace.re),
2014-09-10 21:21:02 +08:00
self._r_o_error.status.eq(self.bank_o.underflow),
2014-09-05 12:03:22 +08:00
self._r_o_level.status.eq(self.bank_o.level)
]
# Input
self.comb += [
2014-10-10 20:12:22 +08:00
self.bank_i.reset.eq(self._r_reset_logic.storage),
2014-09-05 12:03:22 +08:00
self.bank_i.sel.eq(self._r_chan_sel.storage),
self._r_i_timestamp.status.eq(self.bank_i.timestamp),
self._r_i_value.status.eq(self.bank_i.value),
self._r_i_readable.status.eq(self.bank_i.readable),
self.bank_i.re.eq(self._r_i_re.re),
self._r_i_error.status.eq(
Cat(self.bank_i.overflow, self.bank_i.pileup))
2014-09-05 12:03:22 +08:00
]
2014-10-10 20:12:22 +08:00
# Counter access
self.comb += reset_counter.eq(self._r_reset_counter.storage)
self.sync += \
If(self._r_counter_update.re,
self._r_counter.status.eq(Cat(Replicate(0, fine_ts_width),
2014-10-10 20:12:22 +08:00
o_counter))
)
# Frequency
clk_freq = Fraction(clk_freq).limit_denominator(255)
clk_freq_i = int(clk_freq)
clk_freq_f = clk_freq - clk_freq_i
self.comb += [
self._r_frequency_i.status.eq(clk_freq_i),
self._r_frequency_fn.status.eq(clk_freq_f.numerator),
self._r_frequency_fd.status.eq(clk_freq_f.denominator)
]