|
|
4123caa996
|
all: add gitignore; remove redundant files from repo; optimize file name style
|
2021-06-17 15:49:24 +08:00 |
|
|
|
6cee2d0419
|
Current_Senser: add current sampling; all: optimize +3.3VA
|
2021-06-17 15:30:51 +08:00 |
|
|
|
9f7ffb7754
|
docs: remove unused Chinese docs
|
2021-06-17 11:12:40 +08:00 |
|
|
|
dfe4255a21
|
MCU: finish FSMC, PWM
|
2021-06-17 10:52:33 +08:00 |
|
|
|
fc8c667020
|
Power: fix hierarchical and global label
|
2021-06-16 17:32:33 +08:00 |
|
|
|
5b4801ff74
|
FPGA: finish EEM, I2C, CFG, SPI FLASH
|
2021-06-16 17:32:33 +08:00 |
|
|
|
fc2cb47610
|
all: map symbol and footpins
|
2021-06-16 17:32:33 +08:00 |
|
|
|
24471104a5
|
Analog_LVDS: finish ADC
|
2021-06-16 17:32:33 +08:00 |
|
|
|
66188cd3ad
|
Ethernet: finish ethernet controller and PoE input
|
2021-06-16 17:32:33 +08:00 |
|
|
|
e28d01d115
|
PowerSupply: finish power supply part: 12V --(DCDC)--> 6.5V --(LDO)--> 5V+3.3V+2.5V+1.2V
|
2021-06-16 17:32:33 +08:00 |
|
|
|
83bc618f77
|
PowerSupply: finish PoE and 12V input schematic
|
2021-06-16 17:32:32 +08:00 |
|
|
|
232af06c28
|
components confirmed; datasheet collected; framework finished
|
2021-06-16 17:32:32 +08:00 |
|
|
|
da19dad9cd
|
init project
|
2021-06-16 17:31:36 +08:00 |
|
