 Jack-Zheng
|
6535ff5423
|
LVDS&IO: add fpga flash config; all: fix connection bugs; PCB: initialize component positions and layout
|
2021-06-22 16:34:02 +08:00 |
|
Jack-Zheng
|
b740887ac2
|
HighSpeedADC: fix chip rotation bug, remove SMA connector; all: fix BJT base resistors; Power: remove DC jack; LVDS&IO: replace IDC header with dupont
|
2021-06-21 17:06:36 +08:00 |
|
Jack-Zheng
|
982fefd6b5
|
all: update gitigore to fix symbol and footpin bugs; replace messy libs into one
|
2021-06-21 16:05:17 +08:00 |
|
Jack-Zheng
|
9bcc9a229b
|
TestAutomation: replace messy wires with bus
|
2021-06-21 12:10:31 +08:00 |
|
Jack-Zheng
|
45940c1ac8
|
all: finish routing
|
2021-06-18 16:13:42 +08:00 |
|
Jack-Zheng
|
9c10edde19
|
CurrentSensor: add mid point voltage reference; FPGA: fix pinout
|
2021-06-18 14:24:15 +08:00 |
|
Jack-Zheng
|
0cebd6ed2b
|
LVDS: add LVDS ports; all: add LEDs
|
2021-06-18 11:30:16 +08:00 |
|
Jack-Zheng
|
74f4fc201a
|
FPGA: add GPIO and ADC parallel port
|
2021-06-18 10:27:05 +08:00 |
|
Jack-Zheng
|
9a62476f9e
|
MCU: finish connectors
|
2021-06-17 17:33:12 +08:00 |
|
Jack-Zheng
|
6cee2d0419
|
Current_Senser: add current sampling; all: optimize +3.3VA
|
2021-06-17 15:30:51 +08:00 |
|
Jack-Zheng
|
dfe4255a21
|
MCU: finish FSMC, PWM
|
2021-06-17 10:52:33 +08:00 |
|
Jack-Zheng
|
5b4801ff74
|
FPGA: finish EEM, I2C, CFG, SPI FLASH
|
2021-06-16 17:32:33 +08:00 |
|
Jack-Zheng
|
fc2cb47610
|
all: map symbol and footpins
|
2021-06-16 17:32:33 +08:00 |
|
Jack-Zheng
|
83bc618f77
|
PowerSupply: finish PoE and 12V input schematic
|
2021-06-16 17:32:32 +08:00 |
|
Jack-Zheng
|
232af06c28
|
components confirmed; datasheet collected; framework finished
|
2021-06-16 17:32:32 +08:00 |