 Jack-Zheng
|
7cddd52ca0
|
optimize silk labels; add update log
|
2021-08-31 12:49:59 +08:00 |
|
Jack-Zheng
|
97ac9833cd
|
add logo and fix bugs
|
2021-08-26 17:05:39 +08:00 |
|
Jack-Zheng
|
ea3d38e047
|
export fabrication output and BOM
|
2021-08-26 11:57:22 +08:00 |
|
Jack-Zheng
|
1acd29d83a
|
optimize impedance matching for ADC and LVDS (test if 2-layer PCB works fine)
|
2021-08-26 11:45:31 +08:00 |
|
Jack-Zheng
|
312cbf85c4
|
change switch chips to MOS; finish PCB routing
|
2021-08-24 17:28:24 +08:00 |
|
Jack-Zheng
|
ef63c6be0e
|
finish PCB routing
|
2021-08-23 16:42:02 +08:00 |
|
Jack-Zheng
|
db97876f16
|
finish component layout
|
2021-08-20 17:37:54 +08:00 |
|
Jack-Zheng
|
d45bbd3728
|
finish schematic
|
2021-08-20 16:17:48 +08:00 |
|
Jack-Zheng
|
67644cab98
|
init project and fix pogo pin positions
|
2021-08-17 13:41:04 +08:00 |