optimize impedance matching for ADC and LVDS (test if 2-layer PCB works fine)
This commit is contained in:
parent
312cbf85c4
commit
1acd29d83a
File diff suppressed because it is too large
Load Diff
@ -1,4 +1,4 @@
|
||||
update=Tue Aug 24 16:31:47 2021
|
||||
update=Thu Aug 26 10:48:36 2021
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
@ -33,6 +33,7 @@ TrackWidth2=0.127
|
||||
TrackWidth3=0.254
|
||||
TrackWidth4=0.508
|
||||
TrackWidth5=0.762
|
||||
TrackWidth6=1.27
|
||||
ViaDiameter1=0.8
|
||||
ViaDrill1=0.4
|
||||
ViaDiameter2=0.5
|
||||
|
Loading…
Reference in New Issue
Block a user