|
|
92c63ce2e4
|
rtio/sed: rename fifos/gates, refactor tsc
|
2017-09-16 14:03:48 +08:00 |
|
|
|
ac52c7c818
|
rtio/sed/LaneDistributor: style
|
2017-09-16 14:02:37 +08:00 |
|
|
|
7b299ba583
|
rtio/sed: remove obsolete ofifo_depth from test_output_driver
|
2017-09-16 14:01:19 +08:00 |
|
|
|
6b7a1893c7
|
rtio/sed/OutputDriver: support channels with different fine timestamp widths
|
2017-09-16 10:53:30 +08:00 |
|
|
|
f39ee7ad62
|
rtio/sed: fix seqn_width
|
2017-09-16 10:52:37 +08:00 |
|
|
|
064503f224
|
rtio/sed/LaneDistributor: support specifying existing CRI
|
2017-09-16 10:52:13 +08:00 |
|
|
|
1cb05f3ed5
|
rtio/sed/LaneDistributor: persist underflow/sequence error until next write
|
2017-09-16 10:51:44 +08:00 |
|
|
|
3c922463a0
|
style
|
2017-09-15 15:36:46 +08:00 |
|
|
|
8e5ab90129
|
rtio/sed: add FIFO wrapper
|
2017-09-15 15:36:34 +08:00 |
|
|
|
490c9815a2
|
rtio/sed: add TSC/gate (untested)
|
2017-09-14 19:53:21 +08:00 |
|
|
|
181cb42ba8
|
rtio/sed: centralize all layouts in one file
|
2017-09-14 19:52:31 +08:00 |
|
|
|
1b61442bc3
|
rtio/sed: fix lane spreading and enable by default
|
2017-09-13 22:48:10 +08:00 |
|
|
|
8cfe2ec53a
|
rtio/sed: fix sequence number width computation
|
2017-09-13 22:11:41 +08:00 |
|
|
|
a92a955d1e
|
rtio/sed: use __all__
|
2017-09-13 18:17:22 +08:00 |
|
|
|
feec6298a5
|
rtio/sed: add lane distributor simulation unittest
|
2017-09-13 18:00:16 +08:00 |
|
|
|
c74abccfd5
|
rtio/sed: lane distributor fixes
|
2017-09-13 17:50:06 +08:00 |
|
|
|
bdd96084c5
|
rtio/sed: add lane distributor (untested)
|
2017-09-13 00:07:26 +08:00 |
|
|
|
faf54127ac
|
rtio/sed: remove VCD fine in unittest
|
2017-09-11 23:07:09 +08:00 |
|
|
|
a2b7894134
|
rtio/sed: add output driver simulation unittest
|
2017-09-11 23:05:10 +08:00 |
|
|
|
00ff3f5b0d
|
rtio/sed: fix output driver busy output
|
2017-09-11 23:04:52 +08:00 |
|
|
|
64d9381c36
|
rtio/sed: remove uneeded yield in test_sed_output_network
|
2017-09-11 23:02:56 +08:00 |
|
|
|
666bc600a2
|
rtio/sed: add output driver (untested)
|
2017-09-11 11:10:28 +08:00 |
|
|
|
1d2ebbe60f
|
rtio/sed: make ON payload layout configurable, add latency function
|
2017-09-11 09:06:40 +08:00 |
|
|
|
527b403bb1
|
rtio/sed: add output network simulation unittest
|
2017-09-10 23:41:20 +08:00 |
|
|
|
c5d6a2ba1a
|
rtio/sed: more output network fixes
|
2017-09-10 23:41:04 +08:00 |
|
|
|
96505a1cd9
|
rtio/sed: output network fixes
|
2017-09-10 23:23:10 +08:00 |
|
|
|
5646e19dc3
|
rtio/sed: add output network (untested)
|
2017-09-10 14:38:43 +08:00 |
|
|
|
928cffb09b
|
firmware: export floor() in ksupport. Closes #828
|
2017-09-10 12:07:06 +08:00 |
|
|
|
629827f573
|
doc/slides: minor fixes
|
2017-09-06 19:25:38 +08:00 |
|
|
|
264d5fde83
|
runtime: fix Rust types in RTIO
Previous code assumed all RTIO registers were u32, but this was changed
by misoc c5edcd08.
|
2017-09-06 19:21:39 +08:00 |
|
|
|
7fe5d737dd
|
conda: bump migen/misoc
|
2017-09-06 19:21:15 +08:00 |
|
Florent Kermarrec
|
2091c7696a
|
artiq/gateware/targets/sayma_amc_standalone: fix serwb_pll vco_div and serwb_phy mode
|
2017-09-06 09:18:12 +02:00 |
|
|
|
34ec37ac85
|
conda: bump misoc
|
2017-09-06 11:09:38 +08:00 |
|
|
|
2b2b345eb9
|
firmware: wait for serwb to be ready before proceeding further
|
2017-09-06 11:07:07 +08:00 |
|
|
|
33f053cff8
|
libboard: complete but undebugged support for HMC830/7043 programming
|
2017-09-06 10:46:02 +08:00 |
|
|
|
4baf17cebe
|
libboard: generate HMC7043 register write list
|
2017-09-05 21:46:03 +08:00 |
|
|
|
091bb28043
|
libboard: use libbuild_artiq
|
2017-09-05 21:13:04 +08:00 |
|
whitequark
|
74b7010d67
|
runtime: allow safely pulling logs even on TRACE log level.
Before this commit, this resulted in a packet flood, because
sending a TRACE log message to the host caused more TRACE log
messages to be emitted.
|
2017-08-31 14:13:51 +00:00 |
|
whitequark
|
c9e2a085ec
|
logging, aqctl_corelog: recognize log level TRACE.
|
2017-08-31 13:12:22 +00:00 |
|
|
|
c5fe2799cf
|
conda: bump misoc
|
2017-08-31 13:44:31 +08:00 |
|
|
|
b609366c6f
|
runtime: fix Rust types in RTIO
Previous code assumed all RTIO registers were u32, but this was changed
by misoc c5edcd08.
|
2017-08-31 13:42:32 +08:00 |
|
|
|
44edba0c65
|
firmware: add placeholder code for HMC830/7043 initialization
|
2017-08-31 13:35:47 +08:00 |
|
|
|
9edff2c520
|
remote_csr: interpret length as CSR size, not number of bus words
|
2017-08-31 13:34:48 +08:00 |
|
|
|
0a5904bbaa
|
firmware: support for multiple JESD DACs
|
2017-08-31 13:05:48 +08:00 |
|
|
|
a4144a07c4
|
sayma_amc: add converter SPI config defines
|
2017-08-31 13:04:38 +08:00 |
|
|
|
bacf8a1614
|
style
|
2017-08-31 12:52:09 +08:00 |
|
|
|
5a041c24f3
|
conda: bump misoc
|
2017-08-31 12:17:52 +08:00 |
|
|
|
d92cca9712
|
artiq_flash: fix target_file handling
|
2017-08-31 12:16:52 +08:00 |
|
|
|
e652221221
|
conda: bump migen and misoc
|
2017-08-31 11:50:32 +08:00 |
|
|
|
ad0a940e2d
|
sayma_rtm: hook up DAC SPI
|
2017-08-31 11:48:54 +08:00 |
|
