occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

style

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2017-09-15 15:36:46 +08:00
parent 8e5ab90129
commit 3c922463a0
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/gateware/rtio/sed/tsc_gate.py
View File

@ -6,7 +6,6 @@ from artiq.gateware.rtio.sed import layouts
__all__ = ["TSCGate"]
class TSCGate(Module):
def __init__(self, lane_count, seqn_width, layout_fifo_payload, layout_output_network_payload):
self.input = [Record(layouts.fifo_egress(seqn_width, layout_fifo_payload))