|
|
b0ec74d764
|
i2c: half_period -> unit_delay
|
2021-06-25 16:26:53 +08:00 |
|
|
|
4159aab6c8
|
i2c: conservative timing, avoid SCL/SDA races. Closes #83
|
2021-06-25 16:26:04 +08:00 |
|
|
|
d18c77c0eb
|
i2c: fix error messages
|
2021-06-25 16:23:50 +08:00 |
|
|
|
411eebd96c
|
i2c: configure I2C_SW_RESET MIO on Kasli-SoC
|
2021-06-19 18:49:51 +08:00 |
|
|
|
a11cb852a8
|
libboard_zynq: work around Kasli-SoC MDIO breakage (#78)
|
2021-05-29 12:50:28 +08:00 |
|
|
|
1cd4056370
|
libboard_zynq: remove unused eth phy name information
|
2020-11-20 17:21:38 +01:00 |
|
|
|
ddff295ae1
|
libboard_zynq: implement eth hot-plugging
|
2020-11-20 17:12:22 +01:00 |
|
|
|
379b6b973a
|
libboard_zynq: add support for target_kasli_soc's Marvell88E1512 eth phy
|
2020-11-19 20:38:10 +01:00 |
|
|
|
3172aba1a8
|
libboard_zynq: improve i2c doc
|
2020-11-19 20:26:48 +01:00 |
|
|
|
975202a653
|
libboard_zynq: enable i2c+eeprom for target_kasli_soc
|
2020-11-19 20:17:36 +01:00 |
|
|
|
a3eabf1947
|
libboard_zynq: prepare target_kasli_soc
|
2020-11-19 19:28:17 +01:00 |
|
|
|
a32d7abb9a
|
libboard_zynq: rename ddr DCI_FREQ to DCI_MAX_FREQ
|
2020-11-19 19:21:38 +01:00 |
|
|
|
0714162113
|
rename target_cora_z7_10 to target_coraz7 globally
|
2020-11-13 17:56:47 +01:00 |
|
|
|
5b2c779cba
|
libboard_zynq: delint ps7_init
|
2020-11-13 00:23:56 +01:00 |
|
|
|
0a40d4f36d
|
libboard_zynq: fix zc706 build
|
2020-11-13 00:23:38 +01:00 |
|
|
|
55f8d02da8
|
libboard_zynq: remove ddr-only ps7_init for redpitaya
|
2020-11-13 00:12:43 +01:00 |
|
|
|
990fa56d6a
|
libboard_zynq: complete ddr without ps7_init for redpitaya
|
2020-11-13 00:10:34 +01:00 |
|
|
|
8fd317d580
|
libboard_zynq: remove ps7_init for cora_z7_10
|
2020-11-11 14:21:48 +01:00 |
|
|
|
07fedddad9
|
libboard_zynq: doc ddr size limitation, correct target_redpitaya to 512MB
|
2020-11-11 13:25:55 +01:00 |
|
|
|
dffe3cb251
|
libboard_zynq: rm superfluous ddr settings for cora_z7_10
|
2020-11-10 20:53:46 +01:00 |
|
|
|
b9323653bb
|
libboard_zynq: complete ddr without ps7_init for cora_z7_10
|
2020-11-10 14:33:31 +01:00 |
|
|
|
515d3bb381
|
libboard_zynq: configure ddr while keeping rstb low
|
2020-11-08 22:47:59 +01:00 |
|
|
|
7e22010d7d
|
libboard_zynq: fix pll_cp/pll_res swap in ClockSource::setup()
|
2020-11-08 22:46:43 +01:00 |
|
|
|
9ee77d8f44
|
libboard_zynq: indent ps7_init/cora_z7_10
|
2020-11-08 19:32:31 +01:00 |
|
|
|
e508b78b3e
|
libboard_zynq: add ps7_init for cora_z7_10
|
2020-11-08 19:28:59 +01:00 |
|
|
|
f60d0589cc
|
fix ps7_init compilation error and warnings
|
2020-10-01 00:17:47 +08:00 |
|
|
|
c336e450b1
|
libboard_zynq/eth/phy: add PEF7071
|
2020-09-29 16:01:54 +08:00 |
|
|
|
6af453494b
|
libboard_zynq/ddr: use ps7_init for redpitaya ddr
|
2020-09-26 17:01:37 +08:00 |
|
|
|
e601ac9c45
|
remove flash support
PITA to get to work and most boards have SD.
|
2020-09-09 20:13:13 +08:00 |
|
|
|
a6955edf14
|
add Red Pitaya support (WIP)
|
2020-09-09 20:10:05 +08:00 |
|
|
|
ae244082ed
|
more cpu options
|
2020-09-07 16:13:51 +08:00 |
|
|
|
66c66447dd
|
fix some compilation warnings
|
2020-09-06 00:17:59 +08:00 |
|
|
|
a73df780d0
|
libboard_zynq/slcr: fixed boot mode pins value
Notice that the bits in the table in UG585 are out of order.
|
2020-08-31 12:35:11 +08:00 |
|
|
|
273f9ea72b
|
libboard_zynq/eth: fix comment
|
2020-08-24 21:47:10 +08:00 |
|
|
|
671968bac3
|
libboard_zynq/eth: fixed tx lost packet
|
2020-08-24 15:51:01 +08:00 |
|
|
|
bb09d25378
|
libboard_zynq/ethernet: ethernet fix and config
|
2020-08-21 13:34:02 +08:00 |
|
|
|
b268fe015a
|
stdio::drop_uart(): add delay
|
2020-08-17 19:38:41 +02:00 |
|
|
|
1a96a7550a
|
libboard_zynq: make RegisterBlock constructors more consistent
|
2020-08-13 14:49:26 +08:00 |
|
|
|
36947104e3
|
libboard_zynq: make constructor names more consistent
|
2020-08-13 13:31:53 +08:00 |
|
|
|
11089d8a64
|
i2c: delete dead code
|
2020-08-12 16:51:25 +08:00 |
|
|
|
76a4cac873
|
i2c: disable its usage on Cora Z7-10
|
2020-08-10 14:24:13 +08:00 |
|
|
|
4614ed1371
|
i2c: simplify ctor_common()
|
2020-08-08 10:06:11 +08:00 |
|
|
|
16b2df91ca
|
i2c: fix GPIO register mapping, I2C control & EEPROM write operations
|
2020-08-07 11:10:18 +08:00 |
|
|
|
f7d3135ec7
|
i2c: implement EEPROM operations; add CountDown waiting indication
|
2020-08-05 20:10:30 +08:00 |
|
|
|
c60230af25
|
i2c: implement basic i2c bitbanging
|
2020-08-05 17:35:33 +08:00 |
|
|
|
a36a82d86d
|
reduce ethernet verbosity
|
2020-08-04 22:15:01 +08:00 |
|
|
|
2927c43309
|
libboard_zynq/gic: refactored and added SGI functions.
|
2020-08-03 12:35:17 +08:00 |
|
|
|
187801c4a7
|
gic: start implementation
|
2020-08-03 12:35:17 +08:00 |
|
|
|
91ece367f2
|
libboard_zynq/mpcore: added generated register definitions
|
2020-08-03 12:35:17 +08:00 |
|
|
|
1f05e6977e
|
eth::phy: replace ExtendedStatus with PSSR
|
2020-07-29 21:49:18 +02:00 |
|
